- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄43977 > LK2660-9EPDDTB1 2-OUTPUT 150 W AC-DC REG PWR SUPPLY MODULE PDF資料下載
參數(shù)資料
| 型號： | LK2660-9EPDDTB1 |
| 元件分類： | 電源模塊 |
| 英文描述： | 2-OUTPUT 150 W AC-DC REG PWR SUPPLY MODULE |
| 封裝： | METAL, CASE K02, MODULE |
| 文件頁數(shù)： | 14/26頁 |
| 文件大小： | 601K |
| 代理商： | LK2660-9EPDDTB1 |
Cassette Style
150 Watt AC-DC Converters
K Series
Edition 01/01.2001
21/26
D Undervoltage Monitor
The input and/or output undervoltage monitoring circuit op-
erates independently of the built-in input undervoltage lock-
out circuit. A logic "low" (JFET output) or "high" signal (NPN
output) is generated at pin 20 as soon as one of the moni-
tored voltages drops below the preselected threshold level
Ut. The return for this signal is Vo1–. The D output recovers
when the monitored voltage(s) exceed(s)
Ut + Uh. The
Table 18: Undervoltage monitor functions
Output type
Monitoring
Minimum adjustment range
Typical hysteresis
Uh [% of Ut]
JFET
NPN
U i
Uo1
of threshold level
U t
for
U t min...U t max
Uti
Uto
Uhi
Uho
D1
D5
no
yes
-
3.5...40 V 1
-
2.5...0.6
D2
D6
yes
no
Ui min...Ui max 1
-
3.4...0.4
-
D3
D7
yes
Ui min...Ui max 1
(0.95...0.985
Uo1) 2
3.4...0.4
"0"
D4
D8
no
yes
-
(0.95...0.985
Uo1) 2
-"0"
D0
D9
no
yes
-
3.5...40 V 3
-
2.5...0.6
yes
no
Ui min...Ui max 3 4
-
3.4...0.4
-
yes
Ui min...Ui max 3 4
3.5...40 V 3
3.4...0.4
2.5...0.6
yes
Ui min...Ui max 3 4
(0.95...0.985
Uo1) 2
3.4...0.4
"0"
-
DD
yes
Ui min...Ui max 1
3.5...40 V 1
3.4...0.4
2.5...0.6
1 Threshold level adjustable by potentiometer
2 Fixed value. Tracking if U01 is adjusted via R-input, option P or sense lines.
3 The threshold level permanently adjusted according to customer specification
±2% at 25°C. Any value within the specified range is
basically possible but causes a special type designation in addition to the standard option designations (D0/D9 respectively)!
4 Adjusted at Io nom
threshold level
Uti is adjusted in the factory. The threshold
level
Uto is either adjusted by a potentiometer, accessible
through a hole in the front cover, or factory adjusted to a
xed value specied by the customer.
Option D exists in various versions D0...DD as shown in the
following table.
Fig. 30
Paralleling of single output units using option T with the
sense lines connected at the load
1 Leads should have equal length and cross sections and should
run in the same cable loom.
2 Diodes recommended in redundant operation only
3 DC common point
Vo+
Vo–
Vo+
Vo–
Load
Vo+
Vo–
11003
T Current Sharing
This option ensures that the output currents are approxi-
mately shared between all paralleled modules and in-
creases system reliability. To use this facility, simply inter-
connect the T pins of all modules and make sure, that
pins 14, the S– pin (LK 1000) or the Vo1– pins (LK 2000)
are also connected together. The load leads should have
equal length and cross section to ensure equal voltage
drops. Not more than 5 units should be connected in paral-
lel. If output voltage adjustment is requested we strongly
recommend to use the R-input instead of option P, as with
option P the required setting accuracy is difcult to achieve.
Fig. 31
An example of poor wiring for connection in parallel
Load
1
2
3
S+
Vo+
Vo–
S–
N
P
T
N
P
S+
Vo+
Vo–
S–
T
1
max. 5 units connected in parallel
11004
Fig. 32
Paralleling of double output units using option T with
Power bus.
Load
max. 5 units in parallel connection
+
–
Power bus
Module
Vo2–
Vo2+
Vo1–
Vo1+
T
Module
Vo2–
Vo2+
Vo1–
Vo1+
T
11037
The output voltages must be individually set prior to paral-
leling to within a tolerance of 1...2% or the R pins should be
connected together.
相關PDF資料 |
PDF描述 |
|---|---|
| LK2660-9PD4B2 | 2-OUTPUT 150 W AC-DC REG PWR SUPPLY MODULE |
| LK2660-9RD0B2 | 2-OUTPUT 150 W AC-DC REG PWR SUPPLY MODULE |
| LK2660-9RD4TB2 | 2-OUTPUT 150 W AC-DC REG PWR SUPPLY MODULE |
| LK1001-9ERV2TB2 | 1-OUTPUT 150 W AC-DC REG PWR SUPPLY MODULE |
| LK1501-9EPD7B2 | 1-OUTPUT 150 W AC-DC REG PWR SUPPLY MODULE |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| EPM7256SRI208-10 | 功能描述:CPLD - 復雜可編程邏輯器件 CPLD - MAX 7000 256 Macro 164 IOs RoHS:否 制造商:Lattice 系列: 存儲類型:EEPROM 大電池數(shù)量:128 最大工作頻率:333 MHz 延遲時間:2.7 ns 可編程輸入/輸出端數(shù)量:64 工作電源電壓:3.3 V 最大工作溫度:+ 90 C 最小工作溫度:0 C 封裝 / 箱體:TQFP-100 |
| EPM7256SRI208-10N | 功能描述:CPLD - 復雜可編程邏輯器件 CPLD - MAX 7000 256 Macro 164 IOs RoHS:否 制造商:Lattice 系列: 存儲類型:EEPROM 大電池數(shù)量:128 最大工作頻率:333 MHz 延遲時間:2.7 ns 可編程輸入/輸出端數(shù)量:64 工作電源電壓:3.3 V 最大工作溫度:+ 90 C 最小工作溫度:0 C 封裝 / 箱體:TQFP-100 |
| EPM7256WC208-20 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:UV-Erasable/OTP Complex PLD |
| EPM7256WC208-25 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:UV-Erasable/OTP Complex PLD |
| EPM7384AEFC256-10 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Electrically-Erasable Complex PLD |
發(fā)布緊急采購，3分鐘左右您將得到回復。