- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄43977 > LK2660-9EPDDTB1 2-OUTPUT 150 W AC-DC REG PWR SUPPLY MODULE PDF資料下載
參數(shù)資料
| 型號： | LK2660-9EPDDTB1 |
| 元件分類： | 電源模塊 |
| 英文描述： | 2-OUTPUT 150 W AC-DC REG PWR SUPPLY MODULE |
| 封裝： | METAL, CASE K02, MODULE |
| 文件頁數(shù)： | 15/26頁 |
| 文件大小： | 601K |
| 代理商： | LK2660-9EPDDTB1 |
Cassette Style
150 Watt AC-DC Converters
K Series
Edition 01/01.2001
22/26
Vo1+
Vo1–
D
UD
ID
Rp
Input
11007
NPN output (D5...DD):
Connector pin D is internally connected via the collector-
emitter path of a NPN transistor to the negative potential of
output 1.
UD
< 0.4 V (logic low) corresponds to a monitored
voltage level (
Ui and/or Uo1)
> U
t + Uh. The current ID
through the open collector should not exceed 20 mA. The
NPN output is not protected against external overvoltages.
UD should not exceed 40 V.
Ui, Uo1 status
D output,
UD
Ui or Uo1 < Ut
high, H,
ID ≤ 25 A at UD = 40 V
Ui and Uo1 > Ut + Uh
low, L,
UD ≤ 0.4 V at ID = 20 mA
Vo1+
Vo1–
D
UD
ID
Rp
Input
11006
Fig. 33
Option D0...D4: JFET output, ID
≤ 2.5 mA
JFET output (D0…D4):
Connector pin D is internally connected via the drain-
source path of a JFET (self-conducting type) to the negative
potential of output 1.
UD
≤ 0.4 V (logic low) corresponds to a
monitored voltage level (
Ui and/or Uo1)
<U
t. The current ID
through the JFET should not exceed 2.5 mA. The JFET is
protected by a 0.5 W Zener diode of 8.2 V against external
overvoltages.
Ui, Uo1 status
D output,
UD
Ui or Uo1 < Ut
low, L,
UD ≤ 0.4 V at ID = 2.5 mA
Ui and Uo1 > Ut + Uh
high, H,
ID ≤ 25 A at UD = 5.25 V
Fig. 34
Option D5...DD: NPN output, Uo1
≤ 40 V, I
D
≤ 20 mA
Threshold tolerances and hysteresis:
If
Ui is monitored, the internal input voltage after the input
filter and rectifier is measured. Consequently this voltage
differs from the voltage at the connector pins by the voltage
drop
U
ti across input filter and rectifier. The threshold lev-
els of the D0 and D9 options are factory adjusted at nomi-
nal output current
Io nom and at TA = 25°C. The value of Uti
depends upon the threshold level
Ut, temperature and input
current. The input current is a function of the input voltage
and the output power.
Fig. 35
Definition of Uti, DUti and DUhi (JFET output)
Table 19: D-output logic signals
Version of D
Ui < Ut resp. Uo < Ut
Ui > Ut + Uh resp. Uo > Ut
Configuration
D1, D2, D3, D4, D0
low
high
JFET
D5, D6, D7, D8, D9, DD
high
low
NPN
DUti
Uhi
UD low
UD
UD high
Ui
P
o
=
P
o
nom
P
o
=
0
P
o
=
0
Uti
P
o
=
P
o
nom
11021
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LK2660-9PD4B2 | 2-OUTPUT 150 W AC-DC REG PWR SUPPLY MODULE |
| LK2660-9RD0B2 | 2-OUTPUT 150 W AC-DC REG PWR SUPPLY MODULE |
| LK2660-9RD4TB2 | 2-OUTPUT 150 W AC-DC REG PWR SUPPLY MODULE |
| LK1001-9ERV2TB2 | 1-OUTPUT 150 W AC-DC REG PWR SUPPLY MODULE |
| LK1501-9EPD7B2 | 1-OUTPUT 150 W AC-DC REG PWR SUPPLY MODULE |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EPM7256SRI208-10 | 功能描述:CPLD - 復雜可編程邏輯器件 CPLD - MAX 7000 256 Macro 164 IOs RoHS:否 制造商:Lattice 系列: 存儲類型:EEPROM 大電池數(shù)量:128 最大工作頻率:333 MHz 延遲時間:2.7 ns 可編程輸入/輸出端數(shù)量:64 工作電源電壓:3.3 V 最大工作溫度:+ 90 C 最小工作溫度:0 C 封裝 / 箱體:TQFP-100 |
| EPM7256SRI208-10N | 功能描述:CPLD - 復雜可編程邏輯器件 CPLD - MAX 7000 256 Macro 164 IOs RoHS:否 制造商:Lattice 系列: 存儲類型:EEPROM 大電池數(shù)量:128 最大工作頻率:333 MHz 延遲時間:2.7 ns 可編程輸入/輸出端數(shù)量:64 工作電源電壓:3.3 V 最大工作溫度:+ 90 C 最小工作溫度:0 C 封裝 / 箱體:TQFP-100 |
| EPM7256WC208-20 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:UV-Erasable/OTP Complex PLD |
| EPM7256WC208-25 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:UV-Erasable/OTP Complex PLD |
| EPM7384AEFC256-10 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Electrically-Erasable Complex PLD |
發(fā)布緊急采購，3分鐘左右您將得到回復。