- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄373912 > AD7569JP (ANALOG DEVICES INC) LC2MOS Complete, 8-Bit Analog I/0 Systems PDF資料下載
參數(shù)資料
| 型號(hào)： | AD7569JP |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | 模擬信號(hào)調(diào)理 |
| 英文描述： | LC2MOS Complete, 8-Bit Analog I/0 Systems |
| 中文描述： | SPECIALTY ANALOG CIRCUIT, PQCC28 |
| 封裝： | PLASTIC, LCC-28 |
| 文件頁(yè)數(shù)： | 7/20頁(yè) |
| 文件大小： | 504K |
| 代理商： | AD7569JP |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)當(dāng)前第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)
AD7569/AD7669
–7–
REV. B
PIN FUNCTION DESCRIPTION
(Applies to the AD7569 and AD7669 unless otherwise stated.)
Pin
Mnemonic
Description
AGND
DAC
Analog Ground for the DAC(s). Separate
ground return paths are provided for the
DAC(s) and ADC to minimize crosstalk.
Output Voltage. V
OUT
is the buffered output
(V
OUT
A, V
OUT
B) voltage from the AD7569 DAC. V
OUT
A and
V
OUT
B are the buffered DAC output voltages
from the AD7669. Four different output volt-
age ranges can be achieved (see Table I).
V
SS
Negative Supply Voltage (–5 V for dual sup-
ply or 0 V for single supply). This pin is also
used with the RANGE pin to select the differ-
ent input/output ranges and changes the data
format from binary (V
SS
= 0 V) to 2s comple-
ment (V
SS
= –5 V) (see Table I).
RANGE
Range Selection Input. This is used with the
V
SS
input to select the different ranges as per
Table I. The range selected applies to both
the analog input voltage of the ADC and the
output voltage from the DAC(s).
RESET
Reset Input (Active Low). This is an asyn-
chronous system reset that clears the DAC
register(s) to all 0s and clears the
INT
line of
the ADC (i.e., makes the ADC ready for new
conversion). In unipolar operation, this input
sets the output voltage to 0 V; in bipolar
operation, it sets the output to negative full
scale.
DB7
Data Bit 7. Most Significant Bit (MSB).
DB6–DB2
Data Bit 6 to Data Bit 2.
DGND
Digital Ground.
DB1
Data Bit 1.
DB0
Data Bit 0. Least Significant Bit (LSB).
WR
Write Input (Edge triggered). This is used in
conjunction with
CS
to write data into the
AD7569 DAC register. It is used in conjunc-
tion with
CS
and
A
/B to write data into the
selected DAC register of the AD7669. Data is
transferred on the rising edge of
WR
.
V
OUT
Pin
Mnemonic
Description
CS
Chip Select Input (Active Low). The device is
selected when this input is active.
READ Input (Active Low). This input must
be active to access data from the part. In the
Mode 2 interface,
RD
going low starts con-
version. It is used in conjunction with the
CS
input (see Digital Interface Section).
Start Conversion (Edge triggered). This is
used when precise sampling is required. The
falling edge of
ST
starts conversion and drives
BUSY
low. The
ST
signal is not gated with
CS
.
BUSY Status Output (Active Low). When
this pin is active, the ADC is performing a
conversion. The input signal is held prior to
the falling edge of
BUSY
(see Digital Inter-
face Section).
INTERRUPT Output (Active Low).
INT
go-
ing low indicates that the conversion is com-
plete.
INT
goes high on the rising edge of
CS
or
RD
and is also set high by a low pulse on
RESET
(see Digital Interface Section).
DAC Select Input. This input selects which
DAC register data is written to under control
of
CS
and
WR
. With this input low, data is
written to the DACA register; with this input
high, data is written to the DACB register.
A TTL compatible clock signal may be used
to determine the ADC conversion time. Inter-
nal clock operation is achieved by connecting
a resistor and capacitor to ground.
Analog Ground for the ADC.
Analog Input. Various input ranges can be se-
lected (see Table I).
Positive Supply Voltage (+5 V).
RD
ST
BUSY
INT
A
/B (AD7669
Only)
CLK
AGND
ADC
V
IN
V
DD
Table I. Input/Output Ranges
Input/Output
Voltage Range
DB0–DB7
Data Format
Range
V
SS
0
1
0
1
0 V
0 V
–5 V
–5 V
0 V to +1.25 V
0 V to +2.5 V
±
1.25 V
±
2.5 V
Binary
Binary
2s Complement
2s Complement
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD7669JP | LC2MOS Complete, 8-Bit Analog I/0 Systems |
| AD7569JR | LC2MOS Complete, 8-Bit Analog I/0 Systems |
| AD7669JR | LC2MOS Complete, 8-Bit Analog I/0 Systems |
| AD7672CQ05 | LC2MOS HIGH-SPEED 12-BIT ADC |
| AD7672CQ10 | LC2MOS HIGH-SPEED 12-BIT ADC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ad7569jp-reel | 制造商:Rochester Electronics LLC 功能描述: 制造商:Analog Devices 功能描述: |
| AD7569JPZ | 功能描述:IC I/O PORT 8BIT ANLG 28PLCC RoHS:是 類別:集成電路 (IC) >> 接口 - 專用 系列:LC²MOS 特色產(chǎn)品:NXP - I2C Interface 標(biāo)準(zhǔn)包裝:1 系列:- 應(yīng)用:2 通道 I²C 多路復(fù)用器 接口:I²C，SM 總線 電源電壓:2.3 V ~ 5.5 V 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:剪切帶 (CT) 安裝類型:表面貼裝 產(chǎn)品目錄頁(yè)面:825 (CN2011-ZH PDF) 其它名稱:568-1854-1 |
| AD7569JPZ-REEL | 功能描述:IC I/O PORT 8BIT ANLG 28PLCC RoHS:是 類別:集成電路 (IC) >> 接口 - 專用 系列:LC²MOS 特色產(chǎn)品:NXP - I2C Interface 標(biāo)準(zhǔn)包裝:1 系列:- 應(yīng)用:2 通道 I²C 多路復(fù)用器 接口:I²C，SM 總線 電源電壓:2.3 V ~ 5.5 V 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:剪切帶 (CT) 安裝類型:表面貼裝 產(chǎn)品目錄頁(yè)面:825 (CN2011-ZH PDF) 其它名稱:568-1854-1 |
| AD7569JR | 制造商:Rochester Electronics LLC 功能描述:8-BIT CMOS I/O PORT IC - Bulk |
| AD7569JR-REEL | 制造商:Analog Devices 功能描述:Data Acquisition System Single ADC Single DAC 8-Bit 24-Pin SOIC W T/R |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。