- 您現在的位置：買賣IC網 > PDF目錄373913 > AD7706 (Analog Devices, Inc.) 3 V/5 V, 1 mW 2-/3-Channel 16-Bit, Sigma-Delta ADCs PDF資料下載
參數資料
| 型號： | AD7706 |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | 3 V/5 V, 1 mW 2-/3-Channel 16-Bit, Sigma-Delta ADCs |
| 中文描述： | 3伏/ 5伏，1毫瓦2-/3-Channel 16位Σ-Δ模數轉換器 |
| 文件頁數： | 21/32頁 |
| 文件大小： | 264K |
| 代理商： | AD7706 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁當前第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁
AD7705/AD7706
–21–
REV. A
When operating with a clock frequency of 2.4576MHz, there is
50
μ
A difference in the current between an externally applied
clock and a crystal resonator when operating with a V
DD
of
+3V. With V
DD
= +5V and f
CLKIN
= 2.4576MHz, the typical
current increases by 250
μ
A for a crystal/resonator supplied
clock versus an externally applied clock. The ESR values for
crystals and resonators at this frequency tend to be low and as a
result there tends to be little difference between different crystal
and resonator types.
When operating with a clock frequency of 1MHz, the ESR
value for different crystal types varies significantly. As a result,
the current drain varies across crystal types. When using a crys-
tal with an ESR of 700
or when using a ceramic resonator, the
increase in the typical current over an externally-applied clock is
20
μ
A with V
DD
= +3V and 200
μ
A with V
DD
= +5V. When
using a crystal with an ESR of 3k
, the increase in the typical
current over an externally applied clock is again 100
μ
A with
V
DD
= +3V but 400
μ
A with V
DD
= +5V.
The on-chip oscillator circuit also has a start-up time associated
with it before it is oscillating at its correct frequency and correct
voltage levels. Typical start-up times with V
DD
= 5 V are 6 ms
using a 4.9512 MHz crystal, 16 ms with a 2.4576 MHz crystal
and 20 ms with a 1 MHz crystal oscillator. Start-up times are
typically 20% slower when the power supply voltage is reduced
to 3 V. At 3V supplies, depending on the loading capacitances
on the MCLK pins, a 1M
feedback resistor may be required
across the crystal or resonator in order to keep the start up times
around the 20ms duration.
The AD7705/AD7706’s master clock appears on the MCLK
OUT pin of the device. The maximum recommended load on
this pin is one CMOS load. When using a crystal or ceramic
resonator to generate the AD7705/AD7706’s clock, it may be
desirable to use this clock as the clock source for the system.
In this case, it is recommended that the MCLK OUT signal is
buffered with a CMOS buffer before being applied to the rest of
the circuit.
System Synchronization
The FSYNC bit of the Setup Register allows the user to reset
the modulator and digital filter without affecting any of the
setup conditions on the part. This allows the user to start gath-
ering samples of the analog input from a known point in time,
i.e., when the FSYNC is changed from 1 to 0.
With a 1 in the FSYNC bit of the Setup Register, the digital
filter and analog modulator are held in a known reset state and
the part is not processing any input samples. When a 0 is then
written to the FSYNC bit, the modulator and filter are taken
out of this reset state and the part starts to gather samples again
on the next master clock edge.
The FSYNC input can also be used as a software start convert
command allowing the AD7705/AD7706 to be operated in a
conventional converter fashion. In this mode, writing to the
FSYNC bit starts conversion and the falling edge of
DRDY
indicates when conversion is complete. The disadvantage of this
scheme is that the settling time of the filter has to be taken into
account for every data register update. This means that the rate
at which the data register is updated is three times slower in this
mode.
Since the FSYNC bit resets the digital filter, the full settling
time of 3
×
1/Output Rate has to elapse before there is a new
word loaded to the output register on the part. If the
DRDY
signal is low when FSYNC goes to a 0, the
DRDY
signal will
not be reset high by the FSYNC command. This is because the
AD7705/AD7706 recognizes that there is a word in the data
register which has not been read. The
DRDY
line will stay low
until an update of the data register takes place, at which time it
will go high for 500
×
t
CLKIN
before returning low again. A read
from the data register resets the
DRDY
signal high and it will
not return low until the settling time of the filter has elapsed
(from the FSYNC command) and there is a valid new word in
the data register. If the
DRDY
line is high when the FSYNC
command is issued, the
DRDY
line will not return low until the
settling time of the filter has elapsed.
Reset Input
The
RESET
input on the AD7705/AD7706 resets all the logic,
the digital filter and the analog modulator, while all on-chip
registers are reset to their default state.
DRDY
is driven high
and the AD7705/AD7706 ignores all communications to any of
its registers while the
RESET
input is low. When the
RESET
input returns high, the AD7705/AD7706 starts to process data
and
DRDY
will return low in 3
×
1/Output Rate indicating a
valid new word in the data register. However, the AD7705/
AD7706 operates with its default setup conditions after a
RESET
and it is generally necessary to set up all registers and
carry out a calibration after a
RESET
command.
The AD7705/AD7706’s on-chip oscillator circuit continues to
function even when the
RESET
input is low. The master clock
signal continues to be available on the MCLK OUT pin. There-
fore, in applications where the system clock is provided by the
AD7705/AD7706’s clock, the AD7705/AD7706 produces an
uninterrupted master clock during
RESET
commands.
Standby Mode
The STBY bit in the Communications Register of the AD7705/
AD7706 allows the user to place the part in a power-down
mode when it is not required to provide conversion results. The
AD7705/AD7706 retains the contents of all its on-chip registers
(including the data register) while in standby mode. When re-
leased from standby mode, the part starts to process data and a
new word is available in the data register in 3
×
1/Output rate
from when a 0 is written to the STBY bit.
The STBY bit does not affect the digital interface, nor does it
affect the status of the
DRDY
line. If
DRDY
is high when the
STBY bit is brought low, it will remain high until there is a valid
new word in the data register. If
DRDY
is low when the STBY
bit is brought low, it will remain low until the data register is
updated, at which time the
DRDY
line will return high for
500
×
t
CLKIN
before returning low again. If
DRDY
is low when
the part enters its standby mode (indicating a valid unread word
in the data register), the data register can be read while the part
is in standby. At the end of this read operation, the
DRDY
will
be reset high as normal.
相關PDF資料 |
PDF描述 |
|---|---|
| AD7706BN | ECONOLINE: REC2.2-S_DRW(Z)/H* - 2.2W DIP Package- 1kVDC Isolation- Regulated Output- 4.5-9V, 9-18V, 18-36V, 36-72V Wide Input Range 2 : 1- UL94V-0 Package Material- Continuous Short Circiut Protection- Cost Effective- 100% Burned In- Efficiency to 84% |
| AD7706BR | 3 V/5 V, 1 mW 2-/3-Channel 16-Bit, Sigma-Delta ADCs |
| AD7706BRU | 3 V/5 V, 1 mW 2-/3-Channel 16-Bit, Sigma-Delta ADCs |
| AD7705EB | Precision Zero-Drift Operational Amplifier with Internal Capacitors; Package: SO; No of Pins: 8; Temperature Range: 0°C to +70°C |
| AD7706* | 3 V/5 V. 1 mW 2-/3-Channel 16-Bit. Sigma-Delta ADCs |
相關代理商/技術參數 |
參數描述 |
|---|---|
| AD7706BN | 功能描述:IC ADC 16BIT 3CH 16-DIP RoHS:否 類別:集成電路 (IC) >> 數據采集 - 模數轉換器 系列:- 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:2,500 系列:- 位數:12 采樣率（每秒）:3M 數據接口:- 轉換器數目:- 功率耗散（最大）:- 電壓電源:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:SOT-23-6 供應商設備封裝:SOT-23-6 包裝:帶卷 (TR) 輸入數目和類型:- |
| AD7706BNZ | 功能描述:IC ADC 16BIT 3CHAN 16DIP RoHS:是 類別:集成電路 (IC) >> 數據采集 - 模數轉換器 系列:- 其它有關文件:TSA1204 View All Specifications 標準包裝:1 系列:- 位數:12 采樣率（每秒）:20M 數據接口:并聯 轉換器數目:2 功率耗散（最大）:155mW 電壓電源:模擬和數字 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-TQFP 供應商設備封裝:48-TQFP（7x7） 包裝:Digi-Reel® 輸入數目和類型:4 個單端，單極；2 個差分，單極 產品目錄頁面:1156 (CN2011-ZH PDF) 其它名稱:497-5435-6 |
| AD7706BNZ1 | 制造商:AD 制造商全稱:Analog Devices 功能描述:3 V/5 V, 1 mW, 2-/3-Channel, 16-Bit, Sigma-Delta ADCs |
| AD7706BR | 功能描述:IC ADC 16BIT 3CH 16-SOIC RoHS:否 類別:集成電路 (IC) >> 數據采集 - 模數轉換器 系列:- 標準包裝:1,000 系列:- 位數:12 采樣率（每秒）:300k 數據接口:并聯 轉換器數目:1 功率耗散（最大）:75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應商設備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數目和類型:1 個單端，單極；1 個單端，雙極 |
發布緊急采購，3分鐘左右您將得到回復。