- 您現在的位置：買賣IC網 > PDF目錄22148 > EPM1270M256I5N (Altera)IC MAX II CPLD 1270 LE 256-MBGA PDF資料下載
參數資料
| 型號： | EPM1270M256I5N |
| 廠商： | Altera |
| 文件頁數： | 4/6頁 |
| 文件大小： | 0K |
| 描述： | IC MAX II CPLD 1270 LE 256-MBGA |
| 標準包裝： | 176 |
| 系列： | MAX® II |
| 可編程類型： | 系統內可編程 |
| 最大延遲時間 tpd(1)： | 6.2ns |
| 電壓電源 - 內部： | 2.5V，3.3V |
| 邏輯元件/邏輯塊數目： | 1270 |
| 宏單元數： | 980 |
| 輸入/輸出數： | 212 |
| 工作溫度： | -40°C ~ 100°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 256-TFBGA |
| 供應商設備封裝： | 256-MBGA（11x11） |
| 包裝： | 托盤 |
| 配用： | 544-2380-ND - KIT DEV MAXII W/EPM 1270N |
| 其它名稱： | 544-1723 |
1–4
Chapter 1: Introduction
Referenced Documents
MAX II devices have an internal linear voltage regulator which supports external
supply voltages of 3.3 V or 2.5 V, regulating the supply down to the internal operating
voltage of 1.8 V. MAX IIG and MAX IIZ devices only accept 1.8 V as the external
supply voltage. MAX IIZ devices are pin-compatible with MAX IIG devices in the
100-pin Micro FineLine BGA and 256-pin Micro FineLine BGA packages. Except for
external supply voltage requirements, MAX II and MAX II G devices have identical
pin-outs and timing specifications. Table 1–5 shows the external supply voltages
supported by the MAX II family.
Referenced Documents
This chapter references the following documents:
■
DC and Switching Characteristics chapter in the MAX II Device Handbook
■
Document Revision History
Table 1–6 shows the revision history for this chapter.
Table 1–5. MAX II External Supply Voltages
Devices
EPM240
EPM570
EPM1270
EPM2210
EPM240G
EPM570G
EPM1270G
EPM2210G
EPM240Z
EPM570Z (1)
MultiVolt core external supply voltage (V
CCINT) (2)
3.3 V, 2.5 V
1.8 V
MultiVolt I/O interface voltage levels (V
CCIO)
1.5 V, 1.8 V, 2.5 V, 3.3 V
Notes to Table 1–5:
(1) MAX IIG and MAX IIZ devices only accept 1.8 V on their VCCINT pins. The 1.8-V VCCINT external supply powers the device core directly.
(2) MAX II devices operate internally at 1.8 V.
Table 1–6. Document Revision History
Date and Revision
Changes Made
Summary of Changes
August 2009,
version 1.9
■ Updated Table 1–2.
Added information for speed grade –8
October 2008,
version 1.8
■ Updated “Introduction” section.
■ Updated new Document Format.
—
December 2007,
version1.7
■ Updated Table 1–1 through Table 1–5.
■ Added “Referenced Documents” section.
Updated document with MAX IIZ information.
December 2006,
version 1.6
■ Added document revision history.
—
August 2006,
version 1.5
■ Minor update to features list.
—
July 2006,
version 1.4
■ Minor updates to tables.
—
相關PDF資料 |
PDF描述 |
|---|---|
| TAJA226K004YNJ | CAP TANT 22UF 4V 10% 1206 |
| MAX8868ETEU+ | IC REG LDO ADJ .15A SOT23-5 |
| 645235-3 | CONN CARDEDGE 50 POS 30AU .100 |
| SRBC-16A2ALG | CONV DC/DC .75-5.0 VDC 16A OUT |
| TPME477K006R0030 | CAP TANT 470UF 6.3V 10% 2917 |
相關代理商/技術參數 |
參數描述 |
|---|---|
| EPM1270T100A | 制造商:ALTERA 制造商全稱:Altera Corporation 功能描述:MAX II Device Family |
| EPM1270T100C | 制造商:ALTERA 制造商全稱:Altera Corporation 功能描述:MAX II Device Family |
| EPM1270T100I | 制造商:ALTERA 制造商全稱:Altera Corporation 功能描述:MAX II Device Family |
| EPM1270T144A5N | 功能描述:CPLD - 復雜可編程邏輯器件 CPLD - MAX II 980 Macro 116 IO RoHS:否 制造商:Lattice 系列: 存儲類型:EEPROM 大電池數量:128 最大工作頻率:333 MHz 延遲時間:2.7 ns 可編程輸入/輸出端數量:64 工作電源電壓:3.3 V 最大工作溫度:+ 90 C 最小工作溫度:0 C 封裝 / 箱體:TQFP-100 |
| EPM1270T144C3 | 功能描述:CPLD - 復雜可編程邏輯器件 CPLD - MAX II 980 Macro 116 IO RoHS:否 制造商:Lattice 系列: 存儲類型:EEPROM 大電池數量:128 最大工作頻率:333 MHz 延遲時間:2.7 ns 可編程輸入/輸出端數量:64 工作電源電壓:3.3 V 最大工作溫度:+ 90 C 最小工作溫度:0 C 封裝 / 箱體:TQFP-100 |
發布緊急采購，3分鐘左右您將得到回復。