- 您現在的位置：買賣IC網 > PDF目錄22141 > GAL16V8D-15QJN (Lattice Semiconductor Corporation)IC PLD 8MACRO 5.0V 15NS 20PLCC PDF資料下載
參數資料
| 型號： | GAL16V8D-15QJN |
| 廠商： | Lattice Semiconductor Corporation |
| 文件頁數： | 10/26頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC PLD 8MACRO 5.0V 15NS 20PLCC |
| 標準包裝： | 46 |
| 系列： | GAL®16V8 |
| 可編程類型： | EE PLD |
| 最大延遲時間 tpd(1)： | 15.0ns |
| 電壓電源 - 內部： | 4.75 V ~ 5.25 V |
| 宏單元數： | 8 |
| 工作溫度： | 0°C ~ 75°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 20-LCC（J 形引線） |
| 供應商設備封裝： | 20-PLCC（9x9） |
| 包裝： | 管件 |
Specifications GAL16V8
16
*C
L includes test fixture and probe capacitance.
Electronic Signature
An electronic signature is provided in every GAL16V8 device. It
contains 64 bits of reprogrammable memory that can contain user
defined data. Some uses include user ID codes, revision numbers,
or inventory control. The signature data is always available to the
user independent of the state of the security cell.
NOTE: The electronic signature is included in checksum calcula-
tions. Changing the electronic signature will alter the checksum.
Security Cell
A security cell is provided in the GAL16V8 devices to prevent un-
authorized copying of the array patterns. Once programmed, this
cell prevents further read access to the functional bits in the device.
This cell can only be erased by re-programming the device, so the
original configuration can never be examined once this cell is pro-
grammed. The Electronic Signature is always available to the user,
regardless of the state of this control cell.
Latch-Up Protection
GAL16V8 devices are designed with an on-board charge pump
to negatively bias the substrate. The negative bias minimizes the
potential of latch-up caused by negative input undershoots. Ad-
ditionally, outputs are designed with n-channel pull-ups instead of
the traditional p-channel pull-ups in order to eliminate latch-up due
to output overshoots.
Device Programming
GAL devices are programmed using a Lattice Semiconductor-
approved Logic Programmer, available from a number of manu-
facturers. Complete programming of the device takes only a few
seconds. Erasing of the device is transparent to the user, and is
done automatically as part of the programming cycle.
1. 0
2. 0
3. 0
4. 0
5. 0
-6 0
0
-2 0
-4 0
0
Input V olt age ( V olt s)
Input
C
ur
re
nt
(
uA
)
TEST POINT
Z0 = 50Ω, CL = 35pF*
FROM OUTPUT (O/Q)
UNDER TEST
+1.45V
R1
GAL16V8D-3 Output Load Conditions (see figure at right)
Test Condition
R1
CL
A50Ω
35pF
B
High Z to Active High at 1.9V
50Ω
35pF
High Z to Active Low at 1.0V
50Ω
35pF
C
Active High to High Z at 1.9V
50Ω
35pF
Active Low to High Z at 1.0V
50Ω
35pF
Switching Test Conditions (Continued)
Output Register Preload
When testing state machine designs, all possible states and state
transitions must be verified in the design, not just those required
in the normal machine operations. This is because, in system
operation, certain events occur that may throw the logic into an
illegal state (power-up, line voltage glitches, brown-outs, etc.). To
test a design for proper treatment of these conditions, a way must
be provided to break the feedback paths, and force any desired (i.e.,
illegal) state into the registers. Then the machine can be sequenced
and the outputs tested for correct next state conditions.
GAL16V8 devices include circuitry that allows each registered
output to be synchronously set either high or low. Thus, any present
state condition can be forced for test sequencing. If necessary,
approved GAL programmers capable of executing text vectors
perform output register preload automatically.
Input Buffers
GAL16V8 devices are designed with TTL level compatible input
buffers. These buffers have a characteristically high impedance,
and present a much lighter load to the driving logic than bipolar TTL
devices.
The GAL16V8 input and I/O pins have built-in active pull-ups. As
a result, unused inputs and I/O's will float to a TTL "high" (logical
"1"). Lattice Semiconductor recommends that all unused inputs
and tri-stated I/O pins be connected to another active input, VCC,
or Ground. Doing this will tend to improve noise immunity and re-
duce ICC for the device.
Typical Input Pull-up Characteristic
ALL
DEVICES
DISCONTINUED
相關PDF資料 |
PDF描述 |
|---|---|
| RBC13DRYS | CONN EDGECARD 26POS .100 EXTEND |
| GRM188R60J106ME47D | CAP CER 10UF 6.3V 20% X5R 0603 |
| LC4032B-75TN44C | IC CPLD 32MACROCELLS 44TQFP |
| LC4032ZC-75TN48C | IC CPLD 32MACROCELLS 48TQFP |
| 5-640866-3 | 23CIR MTA156 P/M EDG/CONN LF |
相關代理商/技術參數 |
參數描述 |
|---|---|
| GAL16V8D-15QP | 功能描述:SPLD - 簡單可編程邏輯器件 5V 16 I/O RoHS:否 制造商:Texas Instruments 邏輯系列:TICPAL22V10Z 大電池數量:10 最大工作頻率:66 MHz 延遲時間:25 ns 工作電源電壓:4.75 V to 5.25 V 電源電流:100 uA 最大工作溫度:+ 75 C 最小工作溫度:0 C 安裝風格:Through Hole 封裝 / 箱體:DIP-24 |
| GAL16V8D-15QPN | 功能描述:SPLD - 簡單可編程邏輯器件 16 Input 8 Output 5V 1/4 Power 15ns RoHS:否 制造商:Texas Instruments 邏輯系列:TICPAL22V10Z 大電池數量:10 最大工作頻率:66 MHz 延遲時間:25 ns 工作電源電壓:4.75 V to 5.25 V 電源電流:100 uA 最大工作溫度:+ 75 C 最小工作溫度:0 C 安裝風格:Through Hole 封裝 / 箱體:DIP-24 |
| GAL16V8D-20LD/833 | 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:High Performance E2CMOS PLD Generic Array Logic |
| GAL16V8D-20LD/883 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Electrically-Erasable PLD |
| GAL16V8D-20LR/833 | 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:High Performance E2CMOS PLD Generic Array Logic |
發布緊急采購，3分鐘左右您將得到回復。