- 您現在的位置：買賣IC網 > PDF目錄22131 > GAL18V10B-20LJ (Lattice Semiconductor Corporation)IC PLD 10MACRO 5.0V 20NS 20PLCC PDF資料下載
參數資料
| 型號： | GAL18V10B-20LJ |
| 廠商： | Lattice Semiconductor Corporation |
| 文件頁數： | 3/15頁 |
| 文件大小： | 0K |
| 描述： | IC PLD 10MACRO 5.0V 20NS 20PLCC |
| 標準包裝： | 46 |
| 系列： | GAL®18V10 |
| 可編程類型： | EE PLD |
| 最大延遲時間 tpd(1)： | 20.0ns |
| 電壓電源 - 內部： | 4.75 V ~ 5.25 V |
| 宏單元數： | 10 |
| 工作溫度： | 0°C ~ 75°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 20-LCC（J 形引線） |
| 供應商設備封裝： | 20-PLCC（9x9） |
| 包裝： | 管件 |
Specifications GAL18V10
10
Electronic Signature
An electronic signature is provided in every GAL18V10 device. It
contains 64 bits of reprogrammable memory that can contain user-
defined data. Some uses include user ID codes, revision numbers,
or inventory control. The signature data is always available to the
user independent of the state of the security cell.
Security Cell
A security cell is provided in every GAL18V10 device to prevent
unauthorized copying of the array patterns. Once programmed,
this cell prevents further read access to the functional bits in the
device. This cell can only be erased by re-programming the de-
vice, so the original configuration can never be examined once this
cell is programmed. The Electronic Signature is always available
to the user, regardless of the state of this control cell.
Latch-Up Protection
GAL18V10 devices are designed with an on-board charge pump
to negatively bias the substrate. The negative bias is of sufficient
magnitude to prevent input undershoots from causing the circuitry
to latch. Additionally, outputs are designed with n-channel pullups
instead of the traditional p-channel pullups to eliminate any pos-
sibility of SCR induced latching.
Device Programming
GAL devices are programmed using a Lattice Semiconductor-
approved Logic Programmer, available from a number of manu-
facturers (see the the GAL Development Tools section). Complete
programming of the device takes only a few seconds. Erasing of
the device is transparent to the user, and is done automatically as
part of the programming cycle.
Typical Input Current
1. 0
2. 0
3. 0
4. 0
5. 0
-6 0
0
-2 0
-4 0
0
Input V olt age ( V olt s)
Input
C
ur
re
nt
(
uA
)
Output Register Preload
When testing state machine designs, all possible states and state
transitions must be verified in the design, not just those required
in the normal machine operations. This is because certain events
may occur during system operation that throw the logic into an
illegal state (power-up, line voltage glitches, brown-outs, etc.). To
test a design for proper treatment of these conditions, a way must
be provided to break the feedback paths, and force any desired (i.e.,
illegal) state into the registers. Then the machine can be sequenced
and the outputs tested for correct next state conditions.
The GAL18V10 device includes circuitry that allows each registered
output to be synchronously set either high or low. Thus, any present
state condition can be forced for test sequencing. If necessary,
approved GAL programmers capable of executing test vectors
perform output register preload automatically.
Input Buffers
GAL18V10 devices are designed with TTL level compatible input
buffers. These buffers have a characteristically high impedance,
and present a much lighter load to the driving logic than bipolar TTL
devices.
The input and I/O pins also have built-in active pull-ups. As a result,
floating inputs will float to a TTL high (logic 1). However, Lattice
Semiconductor recommends that all unused inputs and tri-stated
I/O pins be connected to an adjacent active input, Vcc, or ground.
Doing so will tend to improve noise immunity and reduce Icc for the
device.
ALL
DEVICES
DISCONTINUED
相關PDF資料 |
PDF描述 |
|---|---|
| LC4032V-75T44I | IC PLD 32MC 30I/O 7.5NS 44TQFP |
| GMM43DRKN-S13 | CONN EDGECARD 86POS .156 EXTEND |
| R2S8-2405/P | CONV DC/DC 2W 24VIN 5VOUT SMD |
| GMM43DRKH-S13 | CONN EDGECARD 86POS .156 EXTEND |
| LC4032V-5T44C | IC PLD 32MC 30I/O 5NS 44TQFP |
相關代理商/技術參數 |
參數描述 |
|---|---|
| GAL18V10B-20LP | 功能描述:SPLD - 簡單可編程邏輯器件 18 Input 10 Output 5V Low Power 20ns RoHS:否 制造商:Texas Instruments 邏輯系列:TICPAL22V10Z 大電池數量:10 最大工作頻率:66 MHz 延遲時間:25 ns 工作電源電壓:4.75 V to 5.25 V 電源電流:100 uA 最大工作溫度:+ 75 C 最小工作溫度:0 C 安裝風格:Through Hole 封裝 / 箱體:DIP-24 |
| GAL18V10B-7LJ | 功能描述:SPLD - 簡單可編程邏輯器件 18 INPUT 10 OUTPUT 5 V LOW POWER 7.5ns RoHS:否 制造商:Texas Instruments 邏輯系列:TICPAL22V10Z 大電池數量:10 最大工作頻率:66 MHz 延遲時間:25 ns 工作電源電壓:4.75 V to 5.25 V 電源電流:100 uA 最大工作溫度:+ 75 C 最小工作溫度:0 C 安裝風格:Through Hole 封裝 / 箱體:DIP-24 |
| GAL18V10B-7LP | 功能描述:SPLD - 簡單可編程邏輯器件 18 INPUT 10 OUTPUT 5 V LOW POWER 7.5ns RoHS:否 制造商:Texas Instruments 邏輯系列:TICPAL22V10Z 大電池數量:10 最大工作頻率:66 MHz 延遲時間:25 ns 工作電源電壓:4.75 V to 5.25 V 電源電流:100 uA 最大工作溫度:+ 75 C 最小工作溫度:0 C 安裝風格:Through Hole 封裝 / 箱體:DIP-24 |
| GAL-1-OR | 制造商:Thomas & Betts 功能描述:1/2COND BX XPLPRF L STYL ORNG |
| GAL-2 | 制造商:Thomas & Betts 功能描述:Outlet Boxes Hazardous Locations |
發布緊急采購，3分鐘左右您將得到回復。