- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385328 > GS864218B-167IV (GSI TECHNOLOGY) 4M x 18, 2M x 36, 1M x 72 72Mb S/DCD Sync Burst SRAMs PDF資料下載
參數(shù)資料
| 型號： | GS864218B-167IV |
| 廠商： | GSI TECHNOLOGY |
| 元件分類： | DRAM |
| 英文描述： | 4M x 18, 2M x 36, 1M x 72 72Mb S/DCD Sync Burst SRAMs |
| 中文描述： | 4M X 18 CACHE SRAM, 8 ns, PBGA119 |
| 封裝： | 14 X 22 MM, 1.27 MM PITCH, FPBGA-119 |
| 文件頁數(shù)： | 18/35頁 |
| 文件大小： | 934K |
| 代理商： | GS864218B-167IV |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁當前第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁
AC Electrical Characteristics
Parameter
Symbol
-250
-200
-167
Unit
Min
4.0
—
1.5
Max
—
3.0
—
Min
5.0
—
1.5
Max
—
3.0
—
Min
6.0
—
1.5
Max
—
3.5
—
Pipeline
Clock Cycle Time
Clock to Output Valid
Clock to Output Invalid
tKC
tKQ
tKQX
ns
ns
ns
Clock to Output in Low-Z
tLZ
1
tS
tH
tKC
tKQ
tKQX
1.5
—
1.5
—
1.5
—
ns
Setup time
Hold time
Clock Cycle Time
Clock to Output Valid
Clock to Output Invalid
1.5
0.2
6.5
—
3.0
—
—
—
6.5
—
1.5
0.4
7.5
—
3.0
—
—
—
7.5
—
1.5
0.5
8.0
—
3.0
—
—
—
8.0
—
ns
ns
ns
ns
ns
Flow Through
Clock to Output in Low-Z
tLZ
1
tS
tH
tKH
tKL
3.0
—
3.0
—
3.0
—
ns
Setup time
Hold time
Clock HIGH Time
Clock LOW Time
Clock to Output in
High-Z (x18/x36)
Clock to Output in
High-Z (x72)
G to Output Valid
(x18/x36)
G to Output Valid
(x72)
1.5
0.5
1.3
1.7
—
—
—
—
1.5
0.5
1.3
1.7
—
—
—
—
1.5
0.5
1.3
1.7
—
—
—
—
ns
ns
ns
ns
tHZ
1
1.5
2.5
1.5
3.0
1.5
3.0
ns
tHZ
1
1.5
3.0
1.5
3.0
1.5
3.0
ns
tOE
—
2.5
—
3.0
—
3.5
ns
tOE
—
3.0
—
3.0
—
3.5
ns
G to output in Low-Z
tOLZ
1
0
—
0
—
0
—
ns
G to output in High-Z
(x18/36)
G to output in High-Z
(x72)
tOHZ
1
—
2.5
—
3.0
—
3.0
ns
tOHZ
1
—
3.0
—
3.0
—
3.0
ns
ZZ setup time
tZZS
2
5
—
5
—
5
—
ns
ZZ hold time
tZZH
2
tZZR
1
—
1
—
1
—
ns
ZZ recovery
20
—
20
—
20
—
ns
Preliminary
GS864218/36/72(B/C)-xxxV
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
Rev: 1.03 6/2006
18/35
2004, GSI Technology
Notes:
1.
2.
These parameters are sampled and are not 100% tested.
ZZ is an asynchronous signal. However, in order to be recognized on any given clock cycle, ZZ must meet the specified setup and hold
times as specified above.
相關PDF資料 |
PDF描述 |
|---|---|
| GS864236GB-167V | 4M x 18, 2M x 36, 1M x 72 72Mb S/DCD Sync Burst SRAMs |
| GS864236GB-200IV | 4M x 18, 2M x 36, 1M x 72 72Mb S/DCD Sync Burst SRAMs |
| GS864236GB-200V | 4M x 18, 2M x 36, 1M x 72 72Mb S/DCD Sync Burst SRAMs |
| GS864236GB-250IV | 4M x 18, 2M x 36, 1M x 72 72Mb S/DCD Sync Burst SRAMs |
| GS864236GB-250V | 4M x 18, 2M x 36, 1M x 72 72Mb S/DCD Sync Burst SRAMs |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| GS864218B-167V | 制造商:GSI Technology 功能描述:SRAM SYNC DUAL 1.8V/2.5V 72MBIT 4MX18 8NS/3.4NS 119FPBGA - Trays |
| GS864218B-200 | 制造商:GSI Technology 功能描述:SRAM SYNC DUAL 2.5V/3.3V 72MBIT 4MX18 7.5NS/3NS 119FBGA - Trays |
| GS864218B-200I | 制造商:GSI Technology 功能描述:SRAM SYNC DUAL 2.5V/3.3V 72MBIT 4MX18 7.5NS/3NS 119FBGA - Trays |
| GS864218B-200IV | 制造商:GSI Technology 功能描述:SRAM SYNC DUAL 1.8V/2.5V 72MBIT 4MX18 7.5NS/3NS 119FPBGA - Trays |
| GS864218B-200V | 制造商:GSI Technology 功能描述:SRAM SYNC DUAL 1.8V/2.5V 72MBIT 4MX18 7.5NS/3NS 119FPBGA - Trays |
發(fā)布緊急采購，3分鐘左右您將得到回復。