- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄385344 > GS9023 (Electronic Theatre Controls, Inc.) Embedded Audio CODEC PDF資料下載
參數(shù)資料
| 型號(hào)： | GS9023 |
| 廠商： | Electronic Theatre Controls, Inc. |
| 元件分類(lèi)： | Codec |
| 英文描述： | Embedded Audio CODEC |
| 中文描述： | 嵌入式音頻編解碼器 |
| 文件頁(yè)數(shù)： | 18/33頁(yè) |
| 文件大小： | 301K |
| 代理商： | GS9023 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)當(dāng)前第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)
GENNUM CORPORATION
522 - 45 - 05
18
G
DEMULTIPLEX MODE
Video Clock Input
A master video clock must be supplied to the PCLK pin
corresponding to the selected video signal. The supported
video input standards and corresponding clock frequencies
are listed in Table 1.
Video Data Input
The video data DIN[9:0] is clocked in to the GS9023 on the
rising edge of PCLK. The video clock frequency must
correspond to the video input standard selected. This can
be done with the VM[2:0] and TRS input pins or selected
via the
“
VSEL
”
bit of Host Interface Register #0h. When
“
VSEL
”
is set HIGH, the video input standard is selected by
“
VMOD[2:0]
”
and
“
D2_TRS
”
in Host Interface Register #0h.
The supported video input standards are listed in Table 1.
After the user has specified the video input standard via the
VM[2:0] and TRS pins or in Host Interface Register #0h, the
GS9023 performs video standard detection to verify that the
input video stream corresponds to the selected standard.
When the selected video input standard is verified, the
“
VXST
”
bit of Host Interface Register #0h is set HIGH. The
GS9023 then performs a
‘
lock
’
procedure, as selected by
the
“
ACTSEL
”
bit of Host Interface Register #4h, to
determine if the audio is synchronous to the video. When
“
ACTSEL
”
is LOW, the GS9023 counts the number of audio
samples present in a frame or multiple frames, depending
on the video standard selected.
‘
Lock
’
is achieved if the
required number of samples are detected for 48kHz
synchronous audio. When
“
ACTSEL
”
is HIGH, the GS9023
‘
locks
’
by detecting the presence of an audio control packet
corresponding to the DID configured in
“
ACID[3:0]
”
of Host
Interface Register #4h and occurring at the expected line
and position as listed in Table 6. If the video signal does not
contain audio control packets,
‘
lock
’
will not occur. Once
‘
lock
’
is achieved the LOCK output pin and the
“
LOCK
”
bit
of Host Interface Register #0h are set HIGH and audio
demultiplexing begins. The LOCK output pin and the
“
LOCK
”
bit stay active regardless of the number of samples
in the video stream after
‘
lock
’
is achieved. The GS9023
drops out of
‘
lock
’
when there are no more packets
detected in the video stream.
Video Data Output
The video signal is output at the DOUT[9:0] pins. The video
signal is synchronized to the rising edge of PCLK. The
GS9023 is capable of removing audio, extended audio,
arbitrary and audio control packets from the video stream.
To remove packets, the user must set the ANCI pin HIGH or
set the
“
VSEL
”
and
“
ADEL
”
bits of Host Interface Register
#0h HIGH. The GS9023 then removes each packet having a
DID corresponding to either the audio DID, the extended
audio DID or the arbitrary data DID stored in the Host
Interface Registers from the video stream. See Figure 10
NOTE: The GS9023 passes EDH packets through
unchanged in the Demultiplex Mode. If any audio, extended
audio, arbitrary or audio control packets are deleted by the
GS9023, the EDH CRC words become invalid.
When the ANCI pin or
“
ADEL
”
bit is LOW, all ancillary data
packets remain in the video signal. See Figure 11
TRS can also be removed from a 525/625 D2 video signal
when the TRS pin is set HIGH or the
“
VSEL
”
and
“
D2_TRS
”
bits of Host Interface Register #0h are set HIGH.
Fig.10
E
S
Empty
E
A
G
Video signal before GS9023
S
Empty
Video signal after GS9023 Removal of Audio Group 1 & Extended
Audio Group 1 (ANCI = HIGH or "VSEL" and "ADEL" = HIGH)
A
G
E
A
G
A
G
E
A
G
(
Empty
A
G
(
E
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| GS9023-CFY | Aluminum Electrolytic Radial Leaded Bi-Polar Capacitor; Capacitance: 100uF; Voltage: 63V; Case Size: 12.5x20 mm; Packaging: Bulk |
| GS9024 | Automatic Cable Equalizer |
| GS9024-CKB | Automatic Cable Equalizer |
| GS9024-CTB | Automatic Cable Equalizer |
| GS9032-CTME3 | GENLINX-TM II GS9032 Digital Video Serializer |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| GS9023A | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:SD Embedded Audio CODEC |
| GS9023ACFY | 制造商:GENNUM 制造商全稱(chēng):GENNUM 功能描述:GENLINX -TM II GS9023A Embedded Audio CODEC |
| GS9023ACFYE3 | 制造商:Semtech Corporation 功能描述:Audio Codec 4ADC / 4DAC 24-Bit 100-Pin LQFP |
| GS9023B | 制造商:GENNUM 制造商全稱(chēng):GENNUM 功能描述:Embedded Audio CODEC |
| GS9023BCVE3 | 功能描述:IC AUDIO CODEC 100PIN TQFP RoHS:是 類(lèi)別:集成電路 (IC) >> 接口 - 編解碼器 系列:- 標(biāo)準(zhǔn)包裝:2,500 系列:- 類(lèi)型:立體聲音頻 數(shù)據(jù)接口:串行 分辨率（位）:18 b ADC / DAC 數(shù)量:2 / 2 三角積分調(diào)變:是 S/N 比，標(biāo)準(zhǔn) ADC / DAC (db):81.5 / 88 動(dòng)態(tài)范圍，標(biāo)準(zhǔn) ADC / DAC (db):82 / 87.5 電壓 - 電源，模擬:2.6 V ~ 3.3 V 電壓 - 電源，數(shù)字:1.7 V ~ 3.3 V 工作溫度:-40°C ~ 85°C 安裝類(lèi)型:表面貼裝 封裝/外殼:48-WFQFN 裸露焊盤(pán) 供應(yīng)商設(shè)備封裝:48-TQFN-EP（7x7） 包裝:帶卷 (TR) |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。