- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄360985 > IS61C64AH-20J 8K x 8 HIGH-SPEED CMOS STATIC RAM PDF資料下載
參數(shù)資料
| 型號： | IS61C64AH-20J |
| 英文描述： | 8K x 8 HIGH-SPEED CMOS STATIC RAM |
| 中文描述： | 8K的× 8高速CMOS靜態(tài)RAM |
| 文件頁數(shù)： | 6/8頁 |
| 文件大?。?/td> | 433K |
| 代理商： | IS61C64AH-20J |
IS61C64AH
6
Integrated Circuit Solution Inc.
SR001-B
WRITE CYCLE SWITCHING CHARACTERISTICS
(1,3)
(Over Operating Range)
-12 ns
-15 ns
-20 ns
-25 ns
Min.
Symbol
Parameter
Min.
Max.
Min.
Max.
Min.
Max.
Max.
Unit
t
WC
Write Cycle Time
12
—
15
—
20
—
25
—
ns
t
SCE
1
CE1
to Write End
10
—
12
—
17
—
22
—
ns
t
SCE
2
CE2 to Write End
10
—
12
—
17
—
22
—
ns
t
AW
Address Setup Time to Write End
10
—
12
—
15
—
20
—
ns
t
HA
Address Hold from Write End
0
—
0
—
0
—
0
—
ns
t
SA
Address Setup Time
0
—
0
—
0
—
0
—
ns
t
PWE
(4)
WE
Pulse Width
8
—
10
—
12
—
15
—
ns
t
SD
Data Setup to Write End
8
—
9
—
10
—
12
—
ns
t
HD
Data Hold from Write End
0
—
0
—
0
—
0
—
ns
t
HZWE
(2)
WE
LOW to High-Z Output
—
6
—
8
—
10
—
12
ns
t
LZWE
(2)
WE
HIGH to Low-Z Output
0
—
0
—
0
—
0
—
ns
Notes:
1. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V
and output loading specified in Figure 1.
2. Tested with the load in Figure 2. Transition is measured ±500 mV from steady-state voltage. Not 100% tested.
3. The internal write time is defined by the overlap of
CE1
LOW, CE2 HIGH and
WE
LOW. All signals must be in valid states to
initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the
rising or falling edge of the signal that terminates the write.
AC WAVEFORMS
WRITE CYCLE NO. 1
(
CE
Controlled,
OE
is HIGH or LOW)
(1 )
DATA UNDEFINED
t
WC
VALID ADDRESS
t
SCE1
t
SCE2
t
PWE1
t
PWE2
t
AW
t
HA
HIGH-Z
t
HD
t
SA
t
HZWE
ADDRESS
CE1
CE2
WE
D
OUT
D
IN
DATA
IN
VALID
t
LZWE
t
SD
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IS61C64AH-20U | 8K x 8 HIGH-SPEED CMOS STATIC RAM |
| IS61C64AH-25J | 8K x 8 HIGH-SPEED CMOS STATIC RAM |
| IS61LV256-10J | Indicator Lamp; Leaded Process Compatible:No; Peak Reflow Compatible (260 C):No |
| IS61LV256-10JI | 32K X 8 LOW VOLTAGE CMOS STATIC RAM |
| IS61LV256 | 32K X 8 LOW VOLTAGE CMOS STATIC RAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IS61C64AH-20N | 制造商:Integrated Silicon Solution Inc 功能描述:Static RAM, 8Kx8, 28 Pin, Plastic, DIP |
| IS61C64AH-20U | 制造商:ICSI 制造商全稱:Integrated Circuit Solution Inc 功能描述:8K x 8 HIGH-SPEED CMOS STATIC RAM |
| IS61C64AH-25J | 制造商:ICSI 制造商全稱:Integrated Circuit Solution Inc 功能描述:8K x 8 HIGH-SPEED CMOS STATIC RAM |
| IS61C64AH-25N | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x8 SRAM |
| IS61C64AH-25U | 制造商:ICSI 制造商全稱:Integrated Circuit Solution Inc 功能描述:8K x 8 HIGH-SPEED CMOS STATIC RAM |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。