- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371079 > MCM32A832SG33 (MOTOROLA INC) 128KB/256KB Secondary Cache Module With Tag, Valid, and Dirty for i486 Processor Systems PDF資料下載
參數(shù)資料
| 型號： | MCM32A832SG33 |
| 廠商： | MOTOROLA INC |
| 元件分類： | DRAM |
| 英文描述： | 128KB/256KB Secondary Cache Module With Tag, Valid, and Dirty for i486 Processor Systems |
| 中文描述： | 32K X 32 CACHE TAG SRAM MODULE, 25 ns, DMA112 |
| 文件頁數(shù)： | 9/12頁 |
| 文件大?。?/td> | 169K |
| 代理商： | MCM32A832SG33 |
MCM32A732/764
MCM32A832/864
MCM32A932/964
9
MOTOROLA FAST SRAM
WRITE CYCLE 2
(E Controlled, See Notes 1 and 2)
Data
Tag/Valid
Dirty
Parameter
Symbol
Min
Max
Min
Max
Min
Max
Unit
Notes
Write Cycle Time
tAVAV
tAVEL
30
—
30
—
30
—
ns
4
Address Setup Time
(A4 – A5)
(A6 – A19)
2
10
—
—
—
2
—
—
—
10
—
—
ns
Address Valid to End of Write
tAVEH
tELEH,
tELWH
20
—
10
—
20
—
ns
Write Pulse Width
15
—
10
—
15
—
ns
Data Setup to Write Time
tDVEH
tEHDX
tEHAX
8
—
6
—
8
—
ns
Data Hold from Write Time
0
—
0
—
0
—
ns
Write Recovery Time
0
—
0
—
0
—
ns
NOTES:
1. A write occurs during the overlap of E low and W low.
2. E = Exx, ET; W = Wxx, WT, WA; G = GA, GB
3. All timings are referenced from the last valid address to the first transitioning address.
4. If E goes low coincident with or after W goes low, the output will remain in a high impedance state.
5. If E goes high coincident with or before W goes high, the output will remain in a high impedance state.
WRITE CYCLE 2
(E Controlled, See Note 1)
tEHDX
tDVEH
tEHAX
tELWH
tELEH
tAVEL
tAVEH
DATA VALID
tAVAV
HIGH–Z
A (ADDRESS)
W (WRITE ENABLE)
E (CHIP ENABLE)
Q (DATA OUT)
D (DATA IN)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MCM32A932SG33 | 128KB/256KB Secondary Cache Module With Tag, Valid, and Dirty for i486 Processor Systems |
| MCM32A864SG33 | 128KB/256KB Secondary Cache Module With Tag, Valid, and Dirty for i486 Processor Systems |
| MCM32A964SG33 | 128KB/256KB Secondary Cache Module With Tag, Valid, and Dirty for i486 Processor Systems |
| MCM32A764SG33 | OSC 5V 8PIN TTL |
| MCM36200 | 2M x 36 Bit Dynamic Random Access Memory Module |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MCM32A864SG33 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:128KB/256KB Secondary Cache Module With Tag, Valid, and Dirty for i486 Processor Systems |
| MCM32A932SG33 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:128KB/256KB Secondary Cache Module With Tag, Valid, and Dirty for i486 Processor Systems |
| MCM32A964SG33 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:128KB/256KB Secondary Cache Module With Tag, Valid, and Dirty for i486 Processor Systems |
| MCM32L100 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:1M x 32 Bit Dynamic Random Access Memory Module |
| MCM32L100S10 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:1M x 32 Bit Dynamic Random Access Memory Module |
發(fā)布緊急采購，3分鐘左右您將得到回復。