- 您現在的位置：買賣IC網 > PDF目錄371107 > MH32V7245BST-6 (Mitsubishi Electric Corporation) HYPER PAGE MODE 2415919104 - BIT ( 33554432 - WORD BY 72 - BIT ) DYNAMIC RAM PDF資料下載
參數資料
| 型號： | MH32V7245BST-6 |
| 廠商： | Mitsubishi Electric Corporation |
| 英文描述： | HYPER PAGE MODE 2415919104 - BIT ( 33554432 - WORD BY 72 - BIT ) DYNAMIC RAM |
| 中文描述： | 超頁模式2415919104 -位（33554432 - Word的72 -位）動態隨機存儲器 |
| 文件頁數： | 6/22頁 |
| 文件大小： | 138K |
| 代理商： | MH32V7245BST-6 |
MITSUBISHI LSIs
MH32V7245BST -5, -6
Preliminary Spec.
MITSUBISHI
ELECTRIC
13/JUL./1998
HYPER PAGE MODE 2415919104 - BIT ( 33554432 - WORD BY 72 - BIT ) DYNAMIC RAM
MIT - DS - 0218-0.0
(Ta=0~70°C, Vcc=3.3V ± 0.3V, Vss=0V, unless otherwise noted , see notes 6,14,15)
SWITCHING CHARACTERISTICS
Note 6: An initial pause of 500 us is required after power-up followed by a minimum of eight initialization cycles (any combination of cycles containing a /CAS before /RAS refresh).
Note the /RAS may be cycled during the initial pause . And any 8 /RAS or /RAS /CAS cycles are required after prolonged periods (greater than 64 ms) of /RAS inactivity
before proper device operation is achieved.
7: Measured with a load circuit equivalent to 1TTL loads and 50pF,VOH=2.4V(IOH=-2mA) and VOL=0.4V(IOL=-2mA).
The reference levels for measuring of output signals are 2.0V(VOH) and 0.8V(VOL).
8: Assumes that tRCD tRCD(max), tASC tASC(max) and tCP tCP(max).
9: Assumes that tRCD tRCD(max) and tRAD tRAD(max). If tRCD or tRAD is greater than the maximum recommended value shown in this table, tRAC will
increase by amount that tRCD exceeds the value shown.
10: Assumes that tRAD tRAD(max) and tASC tASC(max).
11: Assumes that tCP tCP(max) and tASC tASC(max).
12: tOEZ (max), tWEZ(max), tOFF(max) and tREZ(max) defines the time at which the output achieves the high impedance state (IOUT I +/- 10 uAI) and is not
reference to VOH(min) or VOL(max).
13: Output is disable after both /RAS and /CAS go to high.
Limits
Parameter
Symbol
Unit
- 6
Min
Max
20
60
tCAC
tRAC
tAA
tCPA
tOEA
tOHC
tOHR
tCLZ
tOEZ
tWEZ
Access time from /CAS
Access time from /RAS
Columu address access time
Access time from /CAS precharge
Access time from /OE
Output hold time from /CAS
Output hold time from /RAS
Output low impedance time from /CAS low
Output disable time after /OE high
Output disable time after /WE high
(Note 7,8)
(Note 7,9)
(Note 7,10)
(Note 7,11)
(Note 7)
(Note 13)
(Note 7)
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
(Ta=0~70°C, Vcc=3.3V ± 0.3V, Vss=0V, unless otherwise noted ,see notes 14,15)
Limits
Min
Max
64
Parameter
Symbol
Unit
(Note16)
(Note17)
(Note18)
40
25
TIMING REQUIREMENTS (For Read, Write, Read-Modify-Write ,Refresh, and Hyper-Page Mode Cycles)
Note 14: The timing requirements are assumed tT =2ns.
15: VIH(min) and VIL(max) are reference levels for measuring timing of input signals.
16: tRCD(max) is specified as a reference point only. If tRCD is less than tRCD(max), access time is tRAC. If tRCD is greater than tRCD(max), access time is
controlled exclusively by tCAC or tAA. .
17: tRAD(max) is specified as a reference point only. If tRAD tRAD(max) and tASC tASC(max), access time is controlled exclusively by tAA.
18: tASC(max) is specified as a reference point only. If tRCD tRCD(max) and tASC tASC(max), access time is controlled exclusively by tCAC.
19: Either tDZC or tDZO must be satisfied.
20: Either tRDD or tCDD or tODD must be satisfied.
21: tT is measured between VIH(min) and VIL(max).
(Note19)
(Note19)
(Note20)
(Note21)
(Note20)
-6
tREF
tRP
tRCD
tCRP
tRPC
tCPN
tRAD
tASR
tASC
tRAH
tCAH
tDZC
tDZO
tRDD
tCDD
tODD
tT
Refresh cycle time
/RAS high pulse width
Delay time, /RAS low to /CAS low
Delay time, /CAS high to /RAS low
Delay time, /RAS high to /CAS low
/CAS high pulse width
Column address delay time from /RAS low
Row address setup time before /RAS low
Column address setup time before /CAS low
Row address hold time after /RAS low
Column address hold time after /CAS low
Delay time, data to /CAS low
Delay time, data to /OE low
Delay time, /RAS high to data
Delay time, /CAS high to data
Delay time, /OE high to data
Transition time
0
40
9
10
10
7
5
0
5
10
0
0
15
20
1
20
ms
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
35
38
20
5
10
6
10
V
I
I
V
V
V
V
V
I
- 5
Min
Max
18
50
30
33
18
5
10
10
tOFF
tREZ
Output disable time after /CAS high
Output disable time after /RAS high
(Note 12)
(Note 12)
(Note 12,13)
(Note 12,13)
ns
20
15
20
20
18
13
18
18
50
(Note20)
Min
Max
64
32
20
-5
0
8
5
5
0
30
9
10
3
8
0
0
18
1
18
50
13
10
13
相關PDF資料 |
PDF描述 |
|---|---|
| MH32V725BST-5 | HYPER PAGE MODE 2415919104 - BIT ( 33554432 - WORD BY 72 - BIT ) DYNAMIC RAM |
| MH32V725BST-6 | HYPER PAGE MODE 2415919104 - BIT ( 33554432 - WORD BY 72 - BIT ) DYNAMIC RAM |
| MH4M365CNXJ-7 | HYPER PAGE MODE 150994944-BIT ( 4194304-WORD BY 36-BIT ) DYNAMIC RAM |
| MH4M365CNXJ-5 | HYPER PAGE MODE 150994944-BIT ( 4194304-WORD BY 36-BIT ) DYNAMIC RAM |
| MH4M365CXJ-5 | HYPER PAGE MODE 150994944-BIT ( 4194304-WORD BY 36-BIT ) DYNAMIC RAM |
相關代理商/技術參數 |
參數描述 |
|---|---|
| MH32V725BST-5 | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:HYPER PAGE MODE 2415919104 - BIT ( 33554432 - WORD BY 72 - BIT ) DYNAMIC RAM |
| MH32V725BST-6 | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:HYPER PAGE MODE 2415919104 - BIT ( 33554432 - WORD BY 72 - BIT ) DYNAMIC RAM |
| MH32WP | 制造商:Square D by Schneider Electric 功能描述:PANELBOARD ENCL/BOX TYPE 3R/12 32H 20W |
| MH33 | 制造商:APEM 功能描述: |
| MH33FAD | 制造商:MTRONPTI 制造商全稱:MTRONPTI 功能描述:8 pin DIP, 3.3 or 5.0 Volt, HCMOS/TTL Clock Oscillator |
發布緊急采購，3分鐘左右您將得到回復。