- 您現在的位置：買賣IC網 > PDF目錄371107 > MH4S64CBMD-15B (Mitsubishi Electric Corporation) 268435456-BIT (4194304-WORD BY 64-BIT)SynchronousDRAM PDF資料下載
參數資料
| 型號： | MH4S64CBMD-15B |
| 廠商： | Mitsubishi Electric Corporation |
| 英文描述： | 268435456-BIT (4194304-WORD BY 64-BIT)SynchronousDRAM |
| 中文描述： | 268435456位（4194304字，64位）SynchronousDRAM |
| 文件頁數： | 18/55頁 |
| 文件大小： | 586K |
| 代理商： | MH4S64CBMD-15B |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁當前第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁
MH4S64BLG -7,-8,-10
268435456-BIT (4194304 - WORD BY 64-BIT)SynchronousDRAM
MITSUBISHI LSIs
( / 55 )
18
MITSUBISHI
ELECTRIC
29.Oct.1998
Preliminary Spec.
Some contents are subject to change without notice.
MIT-DS-0227-0.5
Multi Bank Interleaving WRITE (BL=4)
CK
Command
A10
DQ
ACT
Xa
Xa
00
Write
Y
0
00
Write
Y
0
10
Da0
Da1
Da2
Da3
ACT
Xb
Xb
10
PRE
0
00
tRCD
Db0
Db1
Db2
Db3
tRCD
CK
Command
A10
DQ
ACT
Xa
Xa
00
Write
Y
1
00
Da0
Da1
Da2
Da3
ACT
Xa
Xa
00
Internal precharge begins
tRCD
tRP
WRITE with Auto-Precharge (BL=4)
WRITE
After tRCD from the bank activation, a WRITE command can be issued. 1st input data is set
at the same cycle as the WRITE. Following(BL-1) data are written into the RAM, when the
Burst Length is BL. The start address is specified by A7-0, and the address sequence of burst
data is defined by the Burst Type. A WRITE command may be applied to any active bank, so
the row precharge time(tRP) can be hidden behind continuous input data by interleaving the
multiple banks. From the last input data to the PRE command, the write recovery time (tWR) is
required. When A10 is high at a WRITE command, the auto-precharge(WRITEA) is
performed. Any command(READ, WRITE, PRE, ACT) to the same bank is inhibited till the
internal precharge is complete. The internal precharge begins at tWR after the last input data
cycle. The next ACT command can be issued after tRP from the internal precharge timing.
The Mode Register can be WRITE command is issued and the remaining burst length is
ignored.The read data burst length os unaffected while in this mode.
A0-9
BA0,1
A0-9
BA0,1
A11
Xa
Xb
0
PRE
0
10
0
A11
Xa
Xa
tWR
相關PDF資料 |
PDF描述 |
|---|---|
| MH4V6445BXJJ-5 | HYPER PAGE MODE 268435456-BIT (4194304-WORD BY 64-BIT)DYNAMIC RAM |
| MH4V6445BXJJ-5S | HYPER PAGE MODE 268435456-BIT (4194304-WORD BY 64-BIT)DYNAMIC RAM |
| MH4V6445BXJJ-6 | HYPER PAGE MODE 268435456-BIT (4194304-WORD BY 64-BIT)DYNAMIC RAM |
| MH4V6445BXJJ-6S | HYPER PAGE MODE 268435456-BIT (4194304-WORD BY 64-BIT)DYNAMIC RAM |
| MH64D72KLG-10 | 4,831,838,208-BIT (67,108,864-WORD BY 72-BIT) Double Data Rate Synchronous DRAM Module |
相關代理商/技術參數 |
參數描述 |
|---|---|
| MH4S64CWZTJ-12 | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:268435456-BIT (4194304-WORD BY 64-BIT)SynchronousDRAM |
| MH4S64CWZTJ-15 | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:268435456-BIT (4194304-WORD BY 64-BIT)SynchronousDRAM |
| MH4S64CWZTJ-1539 | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:268435456-BIT (4194304-WORD BY 64-BIT)SynchronousDRAM |
| MH4S64CZTJ-12 | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:268435456-BIT (4194304-WORD BY 64-BIT)SynchronousDRAM |
| MH4S64CZTJ-15 | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:268435456-BIT (4194304-WORD BY 64-BIT)SynchronousDRAM |
發布緊急采購，3分鐘左右您將得到回復。