- 您現(xiàn)在的位置：買(mǎi)賣IC網(wǎng) > PDF目錄363882 > W39V040BP (WINBOND ELECTRONICS CORP) W39V040B PDF資料下載
參數(shù)資料
| 型號(hào)： | W39V040BP |
| 廠商： | WINBOND ELECTRONICS CORP |
| 元件分類： | PROM |
| 英文描述： | W39V040B |
| 中文描述： | 512K X 8 FLASH 3.3V PROM, 11 ns, PQCC32 |
| 封裝： | PLASTIC, LCC-32 |
| 文件頁(yè)數(shù)： | 9/32頁(yè) |
| 文件大小： | 356K |
| 代理商： | W39V040BP |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)當(dāng)前第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)
W39V040B
Publication Release Date: April 14, 2005
- 9 -
Revision A3
8. TABLE OF OPERATING MODES
8.1 Operating Mode Selection - Programmer Mode
PINS
MODE
#OE
#WE
#RESET
ADDRESS
DQ.
Read
V
IL
V
IH
V
IH
AIN
Dout
Write
V
IH
V
IL
V
IH
AIN
Din
Standby
X
X
V
IL
X
High Z
V
IL
X
V
IH
X
High Z/DOUT
Write Inhibit
X
V
IH
V
IH
X
High Z/DOUT
Output Disable
V
IH
X
V
IH
X
High Z
8.2 Operating Mode Selection - LPC Mode
Operation modes in LPC interface mode are determined by "START Cycle" when it is selected. When it
is not selected, its outputs (LAD[3:0]) will be disable. Please reference to the "LPC Cycle Definition".
8.3 LPC Cycle Definition
FIELD
NO. OF
CLOCKS
DESCRIPTION
Start
1
"0000b" appears on LPC bus to indicate the initial
Cycle Type & Dir
1
"010Xb" indicates memory read cycle; while "011xb" indicates
memory write cycle. "X" mean don't have to care.
TAR
2
Turned Around Time
Addr.
8
Address Phase for Memory Cycle. LPC supports the 32 bits address
protocol. The addresses transfer most significant nibble first and
least significant nibble last. (i.e. Address[31:28] on LAD[3:0] first ,
and Address[3:0] on LAD[3:0] last.)
Sync.
N
Synchronous to add wait state. "0000b" means Ready, "0101b"
means Short Wait, "0110b" means Long Wait, "1001b" for DMA only,
"1010b" means error, other values are reserved.
Data
2
Data Phase for Memory Cycle. The data transfer least significant
nibble first and most significant nibble last. (i.e. DQ[3:0] on LAD[3:0]
first, then DQ[7:4] on LAD[3:0] last.)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| W39V040BPZ | W39V040B |
| W39V040C | 512K 】 8 CMOS FLASH MEMORY WITH LPC INTERFACE |
| W39V040CP | 512K 】 8 CMOS FLASH MEMORY WITH LPC INTERFACE |
| W39V040CPZ | 512K 】 8 CMOS FLASH MEMORY WITH LPC INTERFACE |
| W39V040CQ | 512K 】 8 CMOS FLASH MEMORY WITH LPC INTERFACE |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| W39V040BPZ | 制造商:WINBOND 制造商全稱:Winbond 功能描述:W39V040B |
| W39V040BQ | 制造商:WINBOND 制造商全稱:Winbond 功能描述:W39V040B |
| W39V040BQZ | 制造商:WINBOND 制造商全稱:Winbond 功能描述:W39V040B |
| W39V040C | 制造商:WINBOND 制造商全稱:Winbond 功能描述:512K 】 8 CMOS FLASH MEMORY WITH LPC INTERFACE |
| W39V040CP | 制造商:WINBOND 制造商全稱:Winbond 功能描述:512K 】 8 CMOS FLASH MEMORY WITH LPC INTERFACE |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。