- 您現在的位置：買賣IC網 > PDF目錄363885 > W3EG72126MS166JD3SG 1GB-128Mx72 DDR SDRAM REGISTERED ECC w/PLL PDF資料下載
參數資料
| 型號： | W3EG72126MS166JD3SG |
| 英文描述： | 1GB-128Mx72 DDR SDRAM REGISTERED ECC w/PLL |
| 中文描述： | 1GB的，128Mx72 ECC的DDR SDRAM的注冊瓦特/鎖相環 |
| 文件頁數： | 6/15頁 |
| 文件大小： | 351K |
| 代理商： | W3EG72126MS166JD3SG |
White Electronic Designs
W3EG72126S-D3
-JD3
-AJD3
PRELIMINARY
6
White Electronic Designs Corporation (602) 437-1520 www.wedc.com
November 2004
Rev. 3
I
DD
SPECIFICATIONS AND TEST CONDITIONS
0°C
≤
T
A
≤
70°C, V
CCQ
= 2.5V ± 0.2V, V
CC
= 2.5V ± 0.2V
Includes PLL and register power
Parameter
Operating Current
Symbol
I
DD0
Conditions
One device bank; Active - Precharge;
t
=t
(MIN); t
=t
(MIN); DQ,DM
and DQS inputs changing once per
clock cycle; Address and control
inputs changing once every two
cycles.
One device bank; Active-Read-
Precharge Burst = 2; t
=t
(MIN);
t
=t
(MIN); l
= 0mA; Address
and control inputs changing once per
clock cycle.
All device banks idle; Power-down
mode; t
CK
=t
CK
(MIN); CKE=(low)
DDR333@CL=2.5
Max
2615
DDR266@CL=2, 2.5
Max
2615
DDR200@CL=2
Max
2615
Units
mA
Operating Current
I
DD1
3155
3155
3155
mA
Precharge Power-
Down Standby
Current
Idle Standby Current
I
DD2P
90
90
90
rnA
I
DD2F
CS# = High; All device banks idle;
t
=t
(MIN); CKE = high; Address
and other control inputs changing
once per clock cycle. V
IN
= V
REF
for
DQ, DQS and DM.
One device bank active; Power-Down
mode; t
CK
(MIN); CKE=(low)
CS# = High; CKE = High; One device
bank; Active-Precharge; t
=t
(MAX); t
=t
(MIN); DQ, DM and
DQS inputs changing twice per clock
cycle; Address and other control
inputs changing once per clock cycle.
Burst = 2; Reads; Continuous burst;
One device bank active; Address
and control inputs changing once
per clock cycle; T
CK
= T
CK
(MIN); l
OUT
= 0mA.
Burst = 2; Writes; Continuous burst;
One device bank active; Address
and control inputs changing once per
clock cycle; t
=t
(MIN); DQ,DM
and DQS inputs changing once per
clock cycle.
t
RC
= t
RC
(MIN)
1120
1120
1120
mA
Active Power-Down
Standby Current
Active Standby
Current
I
DD3P
630
630
630
mA
I
DD3N
1210
1210
1210
mA
Operating Current
I
DD4R
3245
3245
3245
mA
Operating Current
I
DD4W
3425
3065
3065
rnA
Auto Refresh
Current
Self Refresh Current
Operating Current
I
DD5
5530
5530
5530
mA
I
DD6
I
DD7A
CKE
≤
0.2V
Four bank interleaving Reads (BL=4)
with auto precharge with t
=t
(MIN); t
=t
(MIN); Address and
control inputs change only during
Active Read or Write commands.
400
7565
400
7475
400
7475
mA
mA
相關PDF資料 |
PDF描述 |
|---|---|
| W3EG72126S202AJD3 | 1GB-128Mx72 DDR SDRAM REGISTERED ECC w/PLL |
| W3EG72126S202D3 | 1GB-128Mx72 DDR SDRAM REGISTERED ECC w/PLL |
| W3EG72126S202JD3 | 1GB-128Mx72 DDR SDRAM REGISTERED ECC w/PLL |
| W3EG72126S262AJD3 | 1GB-128Mx72 DDR SDRAM REGISTERED ECC w/PLL |
| W3EG72126S262D3 | 1GB-128Mx72 DDR SDRAM REGISTERED ECC w/PLL |
相關代理商/技術參數 |
參數描述 |
|---|---|
| W3EG72126S202AJD3 | 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:1GB-128Mx72 DDR SDRAM REGISTERED ECC w/PLL |
| W3EG72126S202D3 | 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:1GB-128Mx72 DDR SDRAM REGISTERED ECC w/PLL |
| W3EG72126S202JD3 | 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:1GB-128Mx72 DDR SDRAM REGISTERED ECC w/PLL |
| W3EG72126S262AJD3 | 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:1GB-128Mx72 DDR SDRAM REGISTERED ECC w/PLL |
| W3EG72126S262D3 | 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:1GB-128Mx72 DDR SDRAM REGISTERED ECC w/PLL |
發布緊急采購，3分鐘左右您將得到回復。