- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄363892 > W561S80 (WINBOND ELECTRONICS CORP) 4-tone PCM Melody+ADPCM/PCM Voice Synthesizer(4音PCM音樂、ADPCM/PCM話音合成器) PDF資料下載
參數(shù)資料
| 型號(hào)： | W561S80 |
| 廠商： | WINBOND ELECTRONICS CORP |
| 元件分類： | 音頻合成 |
| 英文描述： | 4-tone PCM Melody+ADPCM/PCM Voice Synthesizer(4音PCM音樂、ADPCM/PCM話音合成器) |
| 中文描述： | 80 SEC, SPEECH SYNTHESIZER |
| 文件頁(yè)數(shù)： | 16/62頁(yè) |
| 文件大小： | 848K |
| 代理商： | W561S80 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)當(dāng)前第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)
W561XXX DESIGN GUIDE
- 16 -
The PSR register needs to be stored first after an interrupt happens along with general-purpose
ACC in order to prevent from possible changes made during ISR. They must be moved from
temporarily stored RAM locations to PSR and ACC for restoring initial values correctly.
Example :
SETB PSR.1 ; set the carry flag (CF) to 1
TF0 ( Trigger Flag of Port 0 )
TF0 is used to latch the individual trigger event of port 0 (pins P0.0 - P0.3). TF0 register is
organized as 4-bit binary register (TF0.0 to TF0.3). It can be read or cleared by "MV WRn , TF0",
and "CLR TF0" instructions. The bit descriptions are as follows:
3
2
P0.3
P0.2
Bit 0 = 1 Falling-edge detected on P0.0
Bit 1 = 1 Falling-edge detected on P0.1
Bit 2 = 1 Falling-edge detected on P0.2
Bit 3 = 1 Falling-edge detected on P0.3
Default value is 0000B upon power up. Since each bit of TF0 will be set up to 1 whenever a
falling-edge is detected on the corresponding pin ( no debounce time). The TF0 must be cleared
immediately after the ISR of dedicated TG interrupt is successfully invoked to prevent the
undesired disturbance which may be caused by glitch on port 0 ( see more detail in
Program
Example
section).
Example :
CLR TF0 ; clear the TF0 register
CLRB TF0.1 ; clear TF0 bit1
TF1 ( Trigger Flag of Port 1 )
3
2
P1.3
P1.2
Same as TF0 except for port P1, rather than port P0, when P1 is configured as trigger interrupt
input.
TIMER
7
6
5
4
This 8-bit timer downcounts every clock cycle, which is determined by the timer clock source.
Upon overflow conditions that occur when the timer changes from 00h to FFh, the W56000
generates the timer INT to allow manipulation of timed events. It starts to downcount after the
execution of "LD timer, operand". After the timer INT occurs under overflow conditions, the timer
stops downcounting. Users have to re-start the timer operation by loading the timer with an
appropriate value.
The timer interrupt happens every 30 uS - 8 second, depending on the selection of different
clock sources, and can be disabled by IER.
1
0
P0.1
P0.0
1
0
P1.1
P1.0
3
2
1
0
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| W561S99 | 4-tone PCM Melody+ADPCM/PCM Voice Synthesizer(4音PCM音樂、ADPCM/PCM話音合成器) |
| W561XXX | 4-CH MELODY WITH VOICE SYNTHESIZER (BandDirectorTM Family) |
| W562XXX | DUAL-TONE MELODY WITH VOICE SYNTHESIZER (BandDirector Series) |
| W567S010 | 8-CHANNEL SPEECH+MELODY PROCESSOR (BandDirectorTM Series) |
| W567S015 | 8-CHANNEL SPEECH+MELODY PROCESSOR (BandDirectorTM Series) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| W561S99 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:BandDirectorTM Family |
| W561XXX | 制造商:WINBOND 制造商全稱:Winbond 功能描述:4-CH MELODY WITH VOICE SYNTHESIZER (BandDirectorTM Family) |
| W562M02 | 制造商:WINBOND 制造商全稱:Winbond 功能描述:DUAL-TONE MELODY WITH VOICE SYNTHESIZER (BandDirector Series) |
| W562S08 | 制造商:WINBOND 制造商全稱:Winbond 功能描述:DUAL-TONE MELODY WITH VOICE SYNTHESIZER (BandDirector Series) |
| W562S10 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:BandDirectorTM Family |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。