- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄363904 > W90210F (WINBOND ELECTRONICS CORP) PA-RISC Embedded Micro-Controller(惠普PA-RISC結構的32位嵌入式微控制器) PDF資料下載
參數(shù)資料
| 型號： | W90210F |
| 廠商： | WINBOND ELECTRONICS CORP |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | PA-RISC Embedded Micro-Controller(惠普PA-RISC結構的32位嵌入式微控制器) |
| 中文描述： | 32-BIT, MROM, RISC MICROCONTROLLER, PQFP208 |
| 封裝： | PLASTIC, QFP-208 |
| 文件頁數(shù)： | 27/67頁 |
| 文件大小： | 297K |
| 代理商： | W90210F |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁當前第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁
W90210F
27
Version 1.4, 10/8/97
The above information is the exclusive intellectual property of Winbond Electronics Corp. and shall not be disclosed, distributed or reproduced without permssion fromWinbond.
DRAM configuration register is used to program the DRAM configuration:
[7] EDO fast page mode enable.
[6] Fast write mode enable
[5] Disable DRAM address range from A0000 to FFFFF
[4] Enable DRAM bank 0.
[3] Enable DRAM bank 1.
[2] Enable DRAM bank 2.
[1] Enable DRAM bank 3.
The refresh timer is a decrementing timers, which are clocked by a separated clock from the system clock.
When the refresh timer reaches zero, the refresh timer will generate a DRAM refresh request.
8.1.2 ROMcontroller
The ROM controller also supports upto four banks of ROM and the ROM can be 8-bit, 16-bit, or 32-bit.
Bus
Interface
ROM and FLASH
Configure Register
ROM/FLASH Read
Wait State
Register
Bank Base/Size
Registers
latch enable
ROM Address
MA
8-bit/
16-bit/
32-bit
ROM/
FLASH
Memory Data
cs#[4]
oe#
r/w#
CPU Interface
Figure 8.3 ROMcontroller diagram
For each bank of ROM, two registers are used to specify the bank address range:
ROM Bank Base Address Register.
ROM Bank Size Register.
ROM Configuration Register is used to program the ROM data bus size of each bank.
Bank
0
Bank
1
Bank
2
Bank
3
ROM Bus Size
00 : 8-bit ROM
01 : 16-bit ROM
10 : 32-bit ROM
11 : reserved
ROM Configuration Register
0 1 2 3 4 5 6 7
Figure 8.4 ROMconfiguration register programmng
ROM Wait State Register is used to program the number of wait states needed to access ROM.
8.1.3 Memory controller registers
In Memory Controller, two IO ports are used to access the entire register set: the index port is at address 22h
and the data port is at address 23h. To access a register, first write the index into the index port and then read or write
the data through the data port. The internal register for the memory controller is listed as follows:
ROM controller register :
Index
Bit No.
Description
00h
[0:7]
ROM bank 0 base address register[0:7]
01h
[0:7]
ROM bank 0 base address register[8:15]
02h
[0:7]
ROM bank 1 base address register[0:7]
相關PDF資料 |
PDF描述 |
|---|---|
| W90220F | PA-RISC Embedded Micro-Controller(惠普PA-RISC結構的32位嵌入式微控制器) |
| W90221F | PA-RISC Embedded Micro-Controller(惠普PA-RISC結構的32位嵌入式微控制器) |
| W91030B | Low Power CMOS IC For Caller indentification(用于通信中呼叫確認的低功耗CMOS集成電路芯片) |
| W91030 | Low Power CMOS IC For Caller indentification(用于通信中呼叫確認的低功耗CMOS集成電路芯片) |
| W91031 | LOW POWER CMOS INTERGRATED CIRCUIT |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| W902E31 | 制造商:Omron Corporation 功能描述: |
| W903B-28C | 制造商: 功能描述: 制造商:undefined 功能描述: |
| W903B48D | 制造商: 功能描述: 制造商:undefined 功能描述: |
| W905 | 制造商:LUMINIS 制造商全稱:LUMINIS 功能描述:Post top mount |
| W9050B016 | 制造商:Pulse Electronics Corporation 功能描述:1.13OD 1.6'' I-Pex to I-Pex Cable Assembly |
發(fā)布緊急采購，3分鐘左右您將得到回復。