- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄363908 > W963A6BBN70 (WINBOND ELECTRONICS CORP) 512K WORD X 16 BIT LOW POWER PSEUDO SRAM PDF資料下載
參數(shù)資料
| 型號(hào)： | W963A6BBN70 |
| 廠商： | WINBOND ELECTRONICS CORP |
| 元件分類(lèi)： | SRAM |
| 英文描述： | 512K WORD X 16 BIT LOW POWER PSEUDO SRAM |
| 中文描述： | 512K X 16 PSEUDO STATIC RAM, 65 ns, PBGA48 |
| 封裝： | 6 X 8 MM, 0.75 MM PITCH, TFBGA-48 |
| 文件頁(yè)數(shù)： | 13/29頁(yè) |
| 文件大小： | 955K |
| 代理商： | W963A6BBN70 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)當(dāng)前第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)
W963A6BBN
AC Characteristics, Continued
Power Down and Power Down Program Parameters
-70
-80
PARAMETER
SYM.
Min. Max.
Min. Max.
UNIT
NOTES
CE2 Low Setup Time for Power Down Entry
t
CSP
10
-
10
-
nS
CE2 Low Hold Time after Power Down Entry
t
C2LP
70
-
80
-
nS
CE1
High Setup Time following CE2 High after
Power Down Exit
t
CHS
10
-
10
-
nS
Other Timing Parameters
-70
-80
PARAMETER
SYM.
Min. Max.
Min. Max.
UNIT
NOTES
CE1
High to
OE
Invalid Time for Standby Entry
t
CHOX
10
-
10
-
nS
CE1
High to
WE
Invalid Time for Standby Entry
t
CHWX
10
-
10
-
nS
*1
CE2 Low Hold Time after Power-up
t
C2LH
50
-
50
-
μ
S
*2
CE2 High Hold Time after Power-up
t
C2HL
50
-
50
-
μ
S
*3
CE1
High Hold Time following CE2 High after
Power-up
t
CHH
350
-
350
-
μ
S
*2
Input Transition Time
t
T
1
25
1
25
nS
*4
Notes:
*1: Some data might be written into any address location if t
CHWX
(min)
is not satisfied.
*2: Must satisfy t
CHH
(min)
after t
C2LH
(min).
*3: Requires Power Down mode entry and exit after t
C2HL
.
*4: The Input Transition Time (t
T
) at AC testing is 5ns as shown in below. If actual t
T
is longer than 5ns, it may violate AC
specified of some timing parameters.
AC Test Conditions
SYMBOL
DESCRIPTION
TEST SETUP
VALUE
UNIT
NOTE
V
IH
Input High Level
V
DD
= 2.7V to 3.3V
2.3
V
V
IL
Input Low Level
V
DD
= 2.7V to 3.3V
0.5
V
V
REF
Input Timing Measurement Level
V
DD
= 2.7V to 3.3V
1.3
V
T
T
Input Transition Time
Between V
IL
and V
IH
5
nS
Publication Release Date: March 10, 2003
- 13 -
Revision A1
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| W963A6BBN70E | 512K WORD X 16 BIT LOW POWER PSEUDO SRAM |
| W963A6BBN70I | 512K WORD X 16 BIT LOW POWER PSEUDO SRAM |
| W963A6BBN80 | 512K WORD X 16 BIT LOW POWER PSEUDO SRAM |
| W963A6BBN80E | 512K WORD X 16 BIT LOW POWER PSEUDO SRAM |
| W963A6BBN80I | 512K WORD X 16 BIT LOW POWER PSEUDO SRAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| W963A6BBN70E | 制造商:WINBOND 制造商全稱(chēng):Winbond 功能描述:512K WORD X 16 BIT LOW POWER PSEUDO SRAM |
| W963A6BBN70I | 制造商:WINBOND 制造商全稱(chēng):Winbond 功能描述:512K WORD X 16 BIT LOW POWER PSEUDO SRAM |
| W963A6BBN80 | 制造商:WINBOND 制造商全稱(chēng):Winbond 功能描述:512K WORD X 16 BIT LOW POWER PSEUDO SRAM |
| W963A6BBN80E | 制造商:WINBOND 制造商全稱(chēng):Winbond 功能描述:512K WORD X 16 BIT LOW POWER PSEUDO SRAM |
| W963A6BBN80I | 制造商:WINBOND 制造商全稱(chēng):Winbond 功能描述:512K WORD X 16 BIT LOW POWER PSEUDO SRAM |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。