- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄363908 > W981208BH-7 (WINBOND ELECTRONICS CORP) x8 SDRAM PDF資料下載
參數(shù)資料
| 型號(hào)： | W981208BH-7 |
| 廠商： | WINBOND ELECTRONICS CORP |
| 元件分類： | DRAM |
| 英文描述： | x8 SDRAM |
| 中文描述： | 16M X 8 SYNCHRONOUS DRAM, 5.4 ns, PDSO54 |
| 封裝： | 0.400 INCH, 0.80 MM PITCH, TSOP2-54 |
| 文件頁(yè)數(shù)： | 3/44頁(yè) |
| 文件大?。?/td> | 2177K |
| 代理商： | W981208BH-7 |
第1頁(yè)第2頁(yè)當(dāng)前第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)
W981208AH
4M x 8 bit x 4 Banks SDRAM
Revision 1.0 Publication Release Date: March, 1999
- 3 -
Pin Assignment
Pin Number
23 ~ 26, 22,
29 ~35
Pin Name
Function
Description
A0~ A11
Address
Multiplexed pins for row and column address.
Row address : A0 ~ A11. Column address: A0 ~ A9.
Select bank to activate during row address latch time, or bank
to read/write during address latch time.
20, 21
BS0, BS1
Bank Select
2, 5, 8, 11,
Data Input/
Output
Multiplexed pins for data output and input.
19
CS#
Chip Select
Disable or enable the command decoder. When command
decoder is disabled, new command is ignored and previous
operation continues.
Command input. When sampled at the rising edge of the clock,
RAS#, CAS# and WE# define the operation to be executed.
18
RAS#
Row Address
Strobe
Column Address
Strobe
Write Enable
17
CAS#
Referred to RAS#
16
WE#
Referred to RAS#
The output buffer is placed at Hi-Z(with latency of 2) when DQM
is sampled high in read cycle. In write cycle, sampling DQM
high will block the write operation with zero latency.
System clock used to sample inputs on the rising edge of clock.
CKE controls the clock activation and deactivation. When CKE
is low, Power Down mode, Suspend mode, or Self Refresh
mode is entered.
Power for input buffers and logic circuit inside DRAM.
Ground for input buffers and logic circuit inside DRAM.
Separated power from V
CC
, used for output buffers to improve
noise.
Separated ground from V
SS
, used for output buffers to improve
noise.
39
DQM
input/output mask
38
CLK
Clock Inputs
37
CKE
Clock Enable
1, 14, 27
28, 41, 54
V
CC
V
SS
Power ( +3.3 V )
Ground
Power ( + 3.3 V )
for I/O buffer
Ground for I/O
buffer
3, 9, 43, 49
V
CC
Q
6, 12, 46, 52
V
SS
Q
4, 7, 10, 13,
15, 36, 40, 42,
45, 48, 51
NC
No Connection
No connection
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| W981208BH-75 | x8 SDRAM |
| W981208BH-8H | x8 SDRAM |
| W981216 | 2M x 16 bit x 4 Banks SDRAM |
| W981216AH | 2M x 16 bit x 4 Banks SDRAM |
| W981216BH | 2M x 4 BANKS x 16 BIT SDRAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| W981208BH-75 | 制造商:WINBOND 制造商全稱:Winbond 功能描述:x8 SDRAM |
| W981208BH-8H | 制造商:WINBOND 制造商全稱:Winbond 功能描述:x8 SDRAM |
| W981216 | 制造商:WINBOND 制造商全稱:Winbond 功能描述:2M x 16 bit x 4 Banks SDRAM |
| W981216AH | 制造商:WINBOND 制造商全稱:Winbond 功能描述:2M x 16 bit x 4 Banks SDRAM |
| W981216AH-75 | 制造商:WINBOND 制造商全稱:Winbond 功能描述:x16 SDRAM |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。