- 您現(xiàn)在的位置：買賣IC網 > PDF目錄363913 > WEDPNF8M721V-1015BM (Electronic Theatre Controls, Inc.) 8Mx72 Synchronous DRAM + 8Mb Flash Mixed Module Multi-Chip Package PDF資料下載
參數(shù)資料
| 型號： | WEDPNF8M721V-1015BM |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | 8Mx72 Synchronous DRAM + 8Mb Flash Mixed Module Multi-Chip Package |
| 中文描述： | 8Mx72同步DRAM 8MB閃存的混合模塊多芯片封裝 |
| 文件頁數(shù)： | 18/42頁 |
| 文件大?。?/td> | 1276K |
| 代理商： | WEDPNF8M721V-1015BM |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁當前第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁
18
White Electronic Designs Corporation Phoenix AZ (602) 437-1520
White Electronic Designs
WEDPNF8M721V-XBX
SECTOR PROTECTION/
UNPROTECTION
The hardware sector protection feature disables both pro-
gram and erase operations in any sector. The hardware sec-
tor unprotection feature re-enables both program and erase
operations in previously protected sectors.
The device is shipped with all sectors unprotected.
It is possible to determine whether a sector is protected or
unprotected. See “Autoselect Mode” for details.
This operation requires VID on the RST pin only, and can be
implemented either in-system or via programming equip-
ment. Figure 5 shows the algorithms and the timing diagram
is shown in figure 18. This method uses standard micro-
processor bus cycle timing. For sector unprotect, all un-
protected sectors must first be protected prior to the first
sector unprotect write cycle.
TEMPORARY SECTOR UNPROTECT
This feature allows temporary unprotection of previously
protected sector groups to change data-in system. The Sec-
tor Unprotect mode is activated by setting the RST pin to
VID. During this mode, formerly protected sector can be
programmed or erased by selecting the sector addresses.
Once VID is removed from the RST pin, all the previously
protected sector groups will be protected again. Figure 16
shows the algorithm and the timing diagram is shown in
Figure 17, for this feature.
HARDWARE DATA PROTECTION
The command sequence requirement of unlock cycles for
programming or erasing provides data protection against
inadvertent writes (refer to Table 7 for command definitions).
In addition, the following hardware data protection mea-
sures prevent accidental erasure or programming, which
might otherwise be caused by spurious system level sig-
nals during Vcc power-up and power-down transitions, or
from system noise.
L
OW
V
CC
W
RITE
I
NHIBIT
When Vcc is less than VLKO, the device does not accept any
write cycles. Ths protects data during Vcc power-up and
Description
FCS
FOE
FWE
FA
18
18
-
12
12
FA
11
-
10
FA
9
FA
8
-
7
FA
6
FA
5
-
2
FA
1
FA
0
FD
FD
7
-
0
01h
(protected)
00h
(unprotected)
Sector Protection
Verificaton
L
L
H
SA
X
V
ID
X
L
X
H
L
L = Logic Low = VIL, H = Logic High = VIH, SA = Sector Address, X = Don't Care
T
ABLE
6 - A
UTOSELECT
C
ODES
(H
IGH
V
OLTAGE
M
ETHOD
)
RST is held at Vss ± 0.3V, the device draws CMOS standby
current (IFCC4). If RST is held at VIL but not within Vss ±
0.3V, the standby current will be greater.
The RST pin may be tied to the system reset circuitry. A
system reset would thus also reset the Flash memory, en-
abling the system to read the boot-up firmware from the
Flash memory.
If RST is asserted during a program or erase operation, RY/
BY1 pin remains “0” (busy) until the internal reset operation is
complete, which requires a time of tREADY (during Embed-
ded Algorithms). The system can thus monitor RY/BY1 to
determine whether the reset operationis complete. If RST is
asserted when a program or erase operation is not execut-
ing (RY/BY1 pin is “1”), the reset operation is completed within
a time of tREADY (not during Embedded Algorithms). The
system can read data tRH after the RST pin returns to VIH.
Refer to the Flash AC Characteristics and hardware reset tables
for RST parameters and to Figure 19 for the timing diagram.
AUTOSELECT MODE
The autoselect mode provides sector protection verifica-
tion, through identifier codes input codes output on FD7-
0. This mode is primarily intended for programming equip-
ment to automatically match a device to be programmed
with its corresponding programming algorithm. However,
the autoselect codes can also be accessed in-system
through the command register.
When using programming equipment, the autoselect mode
requires VID (11.5V to 12.5V) on address in FA9. Address
pins FA6, FA1, and FA0 must be as shown in Table 6. In
addition, when verifying sector protection, the sector ad-
dress must appear on the appropriate highest order ad-
dress bits (see Table 5). Table 6 shows the remaining ad-
dress bits that are “don't care.” When all necessary bits have
been set as required, the programming equipment may then
read the corresponding identifier code on FD7-0.
To access the autoselect codes in-system, the host system
can issue the autoselect command via the command regis-
ter, as shown in Table 7. This method does not require VID.
See “Command Definitions” for details on using the
autoselect mode.
相關PDF資料 |
PDF描述 |
|---|---|
| WEDPNF8M721V-1210BC | 8Mx72 Synchronous DRAM + 8Mb Flash Mixed Module Multi-Chip Package |
| WEDPNF8M721V-1210BI | 8Mx72 Synchronous DRAM + 8Mb Flash Mixed Module Multi-Chip Package |
| WEDPNF8M721V-1210BM | 8Mx72 Synchronous DRAM + 8Mb Flash Mixed Module Multi-Chip Package |
| WEDPNF8M721V-1212BI | 8Mx72 Synchronous DRAM + 8Mb Flash Mixed Module Multi-Chip Package |
| WF128K16 | 5V FLASH MODULE |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| WEDPNF8M721V-1210BC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8Mx72 Synchronous DRAM + 8Mb Flash Mixed Module Multi-Chip Package |
| WEDPNF8M721V-1210BI | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8Mx72 Synchronous DRAM + 8Mb Flash Mixed Module Multi-Chip Package |
| WEDPNF8M721V-1210BM | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8Mx72 Synchronous DRAM + 8Mb Flash Mixed Module Multi-Chip Package |
| WEDPNF8M721V-1212BC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8Mx72 Synchronous DRAM + 8Mb Flash Mixed Module Multi-Chip Package |
| WEDPNF8M721V-1212BI | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8Mx72 Synchronous DRAM + 8Mb Flash Mixed Module Multi-Chip Package |
發(fā)布緊急采購，3分鐘左右您將得到回復。