免费欧美网站_国产精品成熟老女人_一区二区国产精品视频_欧美野外猛男的大粗鳮_97神马电影_色就是色欧美_免费一区二区三区在线观看_国产精品熟女一区二区不卡_国产又粗又黄又猛_真实乱视频国产免费观看

您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄22018 > EP1K50QC208-2N (Altera)IC ACEX 1K FPGA 50K 208-PQFP PDF資料下載

參數(shù)資料

型號(hào)：	EP1K50QC208-2N
廠商：	Altera
文件頁(yè)數(shù)：	7/86頁(yè)
文件大?。?/td>	0K
描述：	IC ACEX 1K FPGA 50K 208-PQFP
產(chǎn)品培訓(xùn)模塊：	Three Reasons to Use FPGA's in Industrial Designs
標(biāo)準(zhǔn)包裝：	144
系列：	ACEX-1K®
LAB/CLB數(shù)：	360
邏輯元件/單元數(shù)：	2880
RAM 位總計(jì)：	40960
輸入/輸出數(shù)：	147
門數(shù)：	199000
電源電壓：	2.375 V ~ 2.625 V
安裝類型：	表面貼裝
工作溫度：	0°C ~ 85°C
封裝/外殼：	208-BFQFP
供應(yīng)商設(shè)備封裝：	208-PQFP（28x28）
其它名稱：	544-1844 EP1K50QC208-2N-ND

Altera Corporation

ACEX 1K Programmable Logic Device Family Data Sheet

Each LAB provides four control signals with programmable inversion

that can be used in all eight LEs. Two of these signals can be used as clocks,

the other two can be used for clear/preset control. The LAB clocks can be

driven by the dedicated clock input pins, global signals, I/O signals, or

internal signals via the LAB local interconnect. The LAB preset and clear

control signals can be driven by the global signals, I/O signals, or internal

signals via the LAB local interconnect. The global control signals are

typically used for global clock, clear, or preset signals because they

provide asynchronous control with very low skew across the device. If

logic is required on a control signal, it can be generated in one or more LEs

in any LAB and driven into the local interconnect of the target LAB. In

addition, the global control signals can be generated from LE outputs.

Logic Element

The LE, the smallest unit of logic in the ACEX 1K architecture, has a

compact size that provides efficient logic utilization. Each LE contains a

4-input LUT, which is a function generator that can quickly compute any

function of four variables. In addition, each LE contains a programmable

flipflop with a synchronous clock enable, a carry chain, and a cascade

chain. Each LE drives both the local and the FastTrack Interconnect

routing structure. Figure 8 shows the ACEX 1K LE.

相關(guān)代理商/技術(shù)參數(shù)	參數(shù)描述
EP1K50QC208-2P	制造商:未知廠家制造商全稱:未知廠家功能描述:Field Programmable Gate Array (FPGA)
EP1K50QC208-3	功能描述:FPGA - 現(xiàn)場(chǎng)可編程門陣列 FPGA - ACEX 1K 360 LABs 147 IOs RoHS:否制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256
EP1K50QC208-3F	制造商:未知廠家制造商全稱:未知廠家功能描述:Field Programmable Gate Array (FPGA)
EP1K50QC208-3N	功能描述:FPGA - 現(xiàn)場(chǎng)可編程門陣列 FPGA - ACEX 1K 360 LABs 147 IOs RoHS:否制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256
EP1K50QI208-1DX	制造商:未知廠家制造商全稱:未知廠家功能描述:Field Programmable Gate Array (FPGA)

發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

*型號(hào)	*數(shù)量	廠商	批號(hào)	封裝

添加更多采購(gòu)