- 您現在的位置：買賣IC網 > PDF目錄385344 > GS9021ACFU (Gennum Corporation) GENLINX -TM II GS9021A EDH Coprocessor PDF資料下載
參數資料
| 型號： | GS9021ACFU |
| 廠商： | Gennum Corporation |
| 英文描述： | GENLINX -TM II GS9021A EDH Coprocessor |
| 中文描述： | GENLINX -商標二GS9021A硬腦膜外血腫協處理器 |
| 文件頁數： | 17/26頁 |
| 文件大小： | 245K |
| 代理商： | GS9021ACFU |
19983 - 1
17 of 26
G
5.3 Host Interface Read/Write Timing
Figure 9 illustrates valid times for reading/writing information
from the HOSTIF tables. Figure 9 represents two fields of
video data entering and exiting the GS9021A. The relative
position of the EDH packet in the data stream is also shown.
(Note that the EDH packet entering the device at t
0
, EDH
F0, represents the EDH information from the previous field,
FIELD 0).
It is safe to read or write EDH information at least two lines
after an EDH packet exits the chip but before the
subsequent EDH packet enters the chip. Reading during
the time interval shown will show values from EDH F0.
Writing during the time interval shown will affect EDH F1.
Note that the above read/write timing should also be
observed when reading/writing flag information via the
FLAG PORT.
6.0 RESET
Setting the RESET input pin LOW re-initializes the internal
control circuitry including returning all HOST interface
programming values to their original default values. The
data pipe is not affected by the reset, so data continues to
flow through the chip unprocessed during resetting. An
internal power-on-reset cell is also present in the device so
that device initialization occurs on power-up. Figure 10a
illustrates the reset circuitry. The internal power-on reset
circuit of the GS9021A is sensitive to the rise time of the
power supply, hence an external power on reset chip or
board level reset line is strongly recommended. When
using this technique, the user must ensure that a minimum
pulse width of 100ns is present on the reset line.
In applications where a board-level reset is not available, a
circuit similar to figure 10b can be used to ensure correct
reset on power-up. The RESET pin will typically take 1.4ms
to reach 2.5V on power up, but can take longer for power
supplies with slower rise times. A bleed resistor such as
the one shown (20k) will assist the capacitor to discharge
once power is removed. The user should allow the
capacitor to discharge to at least 0.5V before power is
reapplied, to permit a full internal reset. The time taken by
the RESET pin to reach 0.5V on power down, is dependent
upon the fall time of the power supply.
Fig. 1 Input Setup & Hold Times (Synchronous Inputs)
Fig. 2 Output Delay & Hold Times (Synchronous Outputs)
PIN
LOGIC OPR
HOST BIT
RESET
PCLKIN
SYNCHRONOUS
INPUTS
t
S
t
H
PCLKIN
DATA
VALID
SYNCHRONOUS
OUTPUTS
t
OD
t
OH
t
OS
相關PDF資料 |
PDF描述 |
|---|---|
| GS9022-CPJ | Digital Video Serializer |
| GS9022 | Digital Video Serializer |
| GS9022-CTJ | Digital Video Serializer |
| GS9022ACPJE3 | GENLINXTM GS9022A Digital Video Serializer |
| GS9022ACTJE3 | GENLINXTM GS9022A Digital Video Serializer |
相關代理商/技術參數 |
參數描述 |
|---|---|
| GS9021ACFUE3 | 制造商:Semtech Corporation 功能描述: 制造商:Semtech Corporation 功能描述:EDH Co-Processer |
| GS9021-CFU | 制造商:Gennum Corporation 功能描述: |
| GS9021-CTU | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:EDH Coprocessor |
| GS9022 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Digital Video Serializer |
| GS9022A | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Serializer for SDI at 270-360Mb/s with Cable Driver |
發布緊急采購，3分鐘左右您將得到回復。