- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385344 > GS9062-CFE3 (Gennum Corporation) GS9062 HD-LINX-TM II SD-SDI and DVB-ASI Serializer PDF資料下載
參數(shù)資料
| 型號： | GS9062-CFE3 |
| 廠商： | Gennum Corporation |
| 英文描述： | GS9062 HD-LINX-TM II SD-SDI and DVB-ASI Serializer |
| 中文描述： | GS9062的HD - LINX進(jìn)程，商標(biāo)第二SD - SDI和DVB - ASI在內(nèi)串行器 |
| 文件頁數(shù)： | 11/46頁 |
| 文件大小： | 473K |
| 代理商： | GS9062-CFE3 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁當(dāng)前第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁
GS9062 Data Sheet
22209 - 5
May 2005
11 of 46
67
DETECT_TRS
Non
Synchronous
Input
CONTROL SIGNAL INPUT
Signal levels are LVCMOS/LVTTL compatible.
Used to select the timing mode of the device.
When set HIGH, the device will lock the internal flywheel to the
embedded TRS timing signals in the parallel input data.
When set LOW, the device will lock the internal flywheel to the
externally supplied H, V, and F input signals.
69
PCLK
–
Input
PARALLEL DATA BUS CLOCK
Signal levels are LVCMOS/LVTTL compatible.
SD 20-bit mode
PCLK = 13.5MHz
SD 10-bit mode
PCLK = 27MHz
72
LOCKED
Synchronous
with PCLK
Output
STATUS SIGNAL OUTPUT
Signal levels are LVCMOS / LVTTL compatible.
The LOCKED signal will be HIGH whenever the device has
correctly received and locked to SMPTE compliant data in
SMPTE mode or DVB-ASI compliant data in DVB-ASI mode.
It will be LOW otherwise.
73, 74
VCO, VCO
Analog
Input
Differential inputs for the external VCO reference signal. For
single ended devices such as the GO1525, VCO should be AC
coupled to VCO_GND.
75
VCO_GND
–
Output Power
Ground reference for the external voltage controlled oscillator.
Connect to pins 2, 4, 6, and 8 of the GO1525. This pin is an
output.
Should be isolated from all other grounds.
76
VCO_VCC
–
Output Power
Power supply for the external voltage controlled oscillator.
Connect to pin 5 of the GO1525. This pin is an output.
Should be isolated from all other power supplies.
77
LF
Analog
Output
Control voltage to external voltage controlled oscillator. Nominally
+1.25V DC.
78
CP_CAP
Analog
Input
PLL lock time constant capacitor connection. Normally connected
to VCO_GND through 2.2nF.
79
LB_CONT
Analog
Input
Control voltage to set the loop bandwidth of the integrated
reclocker.
80
CP_GND
–
Power
Ground connection for the charge pump. Connect to analog
GND.
Table 1-1: Pin Descriptions (Continued)
Pin
Number
Name
Timing
Type
Description
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| GS9064-CKD | GS9064 SD SDI Adaptive Cable Equalizer |
| GS9064-CKDE3 | GS9064 SD SDI Adaptive Cable Equalizer |
| GS9064A | GS9064A HD-LINX㈢ II Adaptive Cable Equalizer |
| GS9064ACKDE3 | GS9064A HD-LINX㈢ II Adaptive Cable Equalizer |
| GS9074A | GS9074A HD-LINX-R II Adaptive Cable Equalizer |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| GS9064 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Telecomm/Datacomm |
| GS9064A | 制造商:GENNUM 制造商全稱:GENNUM 功能描述:GS9064A HD-LINX㈢ II Adaptive Cable Equalizer |
| GS9064ACKDE3 | 制造商:Semtech Corporation 功能描述:Adaptive Cable Equalizer. High-speed BiCMOS integrated circuit. 16-Pin SOIC 制造商:Semtech Corporation 功能描述:SD/ASI Adaptive Equalizer |
| GS9064ACTDE3 | 制造商:Semtech Corporation 功能描述:SD/ASI Adaptive Equalizer |
| GS9064-CKD | 制造商:Rochester Electronics LLC 功能描述: 制造商:Gennum Corporation 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。