- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385344 > GS9062-CFE3 (Gennum Corporation) GS9062 HD-LINX-TM II SD-SDI and DVB-ASI Serializer PDF資料下載
參數(shù)資料
| 型號： | GS9062-CFE3 |
| 廠商： | Gennum Corporation |
| 英文描述： | GS9062 HD-LINX-TM II SD-SDI and DVB-ASI Serializer |
| 中文描述： | GS9062的HD - LINX進(jìn)程，商標(biāo)第二SD - SDI和DVB - ASI在內(nèi)串行器 |
| 文件頁數(shù)： | 14/46頁 |
| 文件大小： | 473K |
| 代理商： | GS9062-CFE3 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁當(dāng)前第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁
GS9062 Data Sheet
22209 - 5
May 2005
14 of 46
Serial Digital Output
Serial Output Data Rate
DR
SDO
–
–
270
–
Mb/s
1
–
Serial Output Swing
Δ
V
SDD
RSET = 281
Ω
Load = 75
Ω
–
800
–
mVp-p
1
–
Serial Output Rise Time
20% ~ 80%
tr
SDO
ORL compensation
using recommended
circuit
400
550
1500
ps
1
–
Serial Output Fall Time
20% ~ 80%
tf
SDO
ORL compensation
using recommended
circuit
400
550
1500
ps
1
–
Serial Output Intrinsic Jitter
t
IJ
Pseudorandom and
pathological signal
–
270
350
ps
1
–
Serial Output Duty Cycle
Distortion
DCD
SDO
–
–
20
–
ps
1
2
GSPI
GSPI Input Clock Frequency
f
SCLK
–
–
–
6.6
MHz
1
–
GSPI Input Clock Duty Cycle
DC
SCLK
–
40
50
60
%
6,7
–
GSPI Input Data Setup Time
–
0
–
–
ns
6,7
–
GSPI Input Data Hold Time
–
1.43
–
–
ns
6,7
–
GSPI Output Data Hold Time
–
2.10
–
–
ns
6,7
–
GSPI Output Data Delay Time
–
–
–
7.27
ns
6,7
–
TEST LEVELS
1. Production test at room temperature and nominal supply voltage with
guardbands for supply and temperature ranges.
2. Production test at room temperature and nominal supply voltage with
guardbands for supply and temperature ranges using correlated test.
3. Production test at room temperature and nominal supply voltage.
4. QA sample test.
5. Calculated result based on Level 1, 2, or 3.
6. Not tested. Guaranteed by design simulations.
7. Not tested. Based on characterization of nominal parts.
8. Not tested. Based on existing design/characterization data of similar
product.
9. Indirect test.
NOTES
1. With 15pF load.
2. Serial Duty Cycle Distortion is defined here to be the
difference between the width of a ‘1’ bit, and the width of a
‘0’ bit.
3. See
Device Power Up on page 41
,
Figure 3-12
.
Table 2-2: AC Electrical Characteristics (Continued)
T
A
= 0°C to 70°C, unless otherwise shown
Parameter
Symbol
Conditions
Min
Typ
Max
Units
Test
Levels
Notes
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| GS9064-CKD | GS9064 SD SDI Adaptive Cable Equalizer |
| GS9064-CKDE3 | GS9064 SD SDI Adaptive Cable Equalizer |
| GS9064A | GS9064A HD-LINX㈢ II Adaptive Cable Equalizer |
| GS9064ACKDE3 | GS9064A HD-LINX㈢ II Adaptive Cable Equalizer |
| GS9074A | GS9074A HD-LINX-R II Adaptive Cable Equalizer |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| GS9064 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Telecomm/Datacomm |
| GS9064A | 制造商:GENNUM 制造商全稱:GENNUM 功能描述:GS9064A HD-LINX㈢ II Adaptive Cable Equalizer |
| GS9064ACKDE3 | 制造商:Semtech Corporation 功能描述:Adaptive Cable Equalizer. High-speed BiCMOS integrated circuit. 16-Pin SOIC 制造商:Semtech Corporation 功能描述:SD/ASI Adaptive Equalizer |
| GS9064ACTDE3 | 制造商:Semtech Corporation 功能描述:SD/ASI Adaptive Equalizer |
| GS9064-CKD | 制造商:Rochester Electronics LLC 功能描述: 制造商:Gennum Corporation 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。