- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄361037 > LMC6681BIM (NATIONAL SEMICONDUCTOR CORP) Low Voltage, Rail-To-Rail Input and Output CMOS PDF資料下載
參數(shù)資料
| 型號(hào)： | LMC6681BIM |
| 廠商： | NATIONAL SEMICONDUCTOR CORP |
| 元件分類： | 運(yùn)算放大器 |
| 英文描述： | Low Voltage, Rail-To-Rail Input and Output CMOS |
| 中文描述： | OP-AMP, 3000 uV OFFSET-MAX, 1.2 MHz BAND WIDTH, PDSO8 |
| 封裝： | SOP-8 |
| 文件頁(yè)數(shù)： | 14/24頁(yè) |
| 文件大小： | 750K |
| 代理商： | LMC6681BIM |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)當(dāng)前第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)
3.0 Low Voltage Operation
(Continued)
Figure 6 shows an input voltage exceeding both supplies
with no resulting phase inversion on the output.
4.0 Capacitive Load Tolerance
The LMC6681/2/4 can typically drive a 100 pF load with V
S
= 10V at unity gain without oscillating. The unity gain fol-
lower is the most sensitive configuration to capacitive load.
Direct capacitive loading reduces the phase margin of
op-amps. The combination of the op-amp’s output imped-
ance and the capacitive load induces phase lag. This results
in either an underdamped pulse response or oscillation.
Capacitive load compensation can be accomplished using
resistive isolation as shown in Figure 7 If there is a resistive
component of the load in parallel to the capacitive compo-
nent, the isolation resistor and the resistive load create a
voltage divider at the output. This introduces a DC error at
the output.
Figure 8 displays the pulse response of the LMC6681 circuit
in Figure 7
Another circuit, shown in Figure 9 is also used to indirectly
drive capacitive loads. This circuit is an improvement to the
circuit shown Figure 7 because it provides DC accuracy as
well as AC stability. R1 and C1 serve to counteract the loss
of phase margin by feeding the high frequency component of
the output signal back to the amplifiers inverting input,
thereby preserving phase margin in the overall feedback
loop. The values of R1 and C1 should be experimentally de-
termined by the system designer for the desired pulse re-
sponse. Increased capacitive drive is possible by increasing
the value of the capacitor in the feedback loop.
DS012042-10
FIGURE 6. An Input Voltage Signal Exceeds
LMC6681/2/4 Power Supply Voltages of
V
S
= 1.8V with No Output Phase Inversion
DS012042-11
FIGURE 7. Resistive Isolation
of a 350 pF Capacitive Load
DS012042-12
FIGURE 8. Pulse Response of the
LMC6681 Circuit in
Figure 7
DS012042-13
FIGURE 9. The LMC6682 Compensated
to Ensure DC Accuracy and AC Stability
www.national.com
14
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LMC6681BIN | Low Voltage, Rail-To-Rail Input and Output CMOS |
| LMC6682AIM | Low Voltage, Rail-To-Rail Input and Output CMOS |
| LMC6682AIMX | Low Voltage, Rail-To-Rail Input and Output CMOS |
| LMC6682AIN | Low Voltage, Rail-To-Rail Input and Output CMOS |
| LMC6682BIM | Low Voltage, Rail-To-Rail Input and Output CMOS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LMC6681BIN | 制造商:Texas Instruments 功能描述: |
| LMC6682 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述: |
| LMC6682AIM | 制造商:Texas Instruments 功能描述: |
| LMC6682AIMX | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:Low Voltage, Rail-To-Rail Input and Output CMOS |
| LMC6682AIN | 功能描述:IC OP AMP DUAL LO VOLT R-R 14DIP RoHS:否 類別:集成電路 (IC) >> Linear - Amplifiers - Instrumentation 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 放大器類型:電壓反饋 電路數(shù):4 輸出類型:滿擺幅 轉(zhuǎn)換速率:33 V/µs 增益帶寬積:20MHz -3db帶寬:30MHz 電流 - 輸入偏壓:2nA 電壓 - 輸入偏移:3000µV 電流 - 電源:2.5mA 電流 - 輸出 / 通道:30mA 電壓 - 電源，單路/雙路(±):4.5 V ~ 16.5 V，±2.25 V ~ 8.25 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:14-SOIC（0.154"，3.90mm 寬） 供應(yīng)商設(shè)備封裝:14-SOIC 包裝:帶卷 (TR) |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。