- 您現在的位置：買賣IC網 > PDF目錄365967 > TSB12LV01BPZ FPGA (Field-Programmable Gate Array) PDF資料下載
參數資料
| 型號： | TSB12LV01BPZ |
| 英文描述： | FPGA (Field-Programmable Gate Array) |
| 中文描述： | 總線控制器 |
| 文件頁數： | 49/106頁 |
| 文件大小： | 605K |
| 代理商： | TSB12LV01BPZ |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁當前第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁
3
–
12
3.3.3
The TSB12LV32 supports a glueless interface to the ColdFire family of microcontrollers. To enable this
mode, the ColdFire pin must be asserted and kept high for the entire access cycle. The timing diagram for
a ColdFire read operation is shown in Figure 3
–
13.
The timing sequence for a ColdFire read access can be summarized as follows:
1.
The ColdFire pulses MCS low for one BCLK cycle to signal the start of access.MCS must only
be asserted for one clock cycle.
2.
When the rising edge of BCLK samples MCS low and MWR high, MD lines are enabled, but do
not yet contain valid data. The MA lines should contain the address information at this point. MA
is only required to be available for one BCLK cycle. The data transfer size is determined by the
state of the MCMODE/SIZ1 and M8BIT/SIZ0 lines.
3.
The TSB12LV32 pulses MCA low for n clock cycles to signal the requested operation is complete.
The number n depends on the data transfer size specified by the MCMODE/SIZ1 and
M8BIT/SIZ0 lines. The CFR register value or GRF memory data pointed to by the MA lines is
latched onto the MD lines. MCA will pulse for one clock cycle on every word (2-Bytes) transfer.
The microinterface does burst transfers if the MCMODE/SIZ1 and M8BIT/SIZ0 lines indicate more than
2-bytes (1 word) of data. The TSB12LV32 does not support 1-byte transfers in the ColdFire mode. If a
transfer error condition occurs, TEA will be asserted low for one BCLK cycle. An error condition can occur
if the MCMODE/SIZ1 and M8BIT/SIZ0 lines specify a transfer size of 1-byte or if their state changes during
the access cycle. Note that all 16-bits of the MD lines are always used in this mode.
Microcontroller ColdFire Mode
BCLK
COLDFIRE
MCMODE/SIZ1
M8BIT/SIZ0
MWR
MCS
MCA
MA[0:6]
MD[0:7]
MD[8:15]
A1
A2
D2
D6
A3
D1
D3
D4
D5
Figure 3
–
13. ColdFire Read
The ColdFire write transaction is shown in Figure 3
–
14. Unlike the handshake and fixed-timing write modes,
the ColdFire write operation requires the data on the MD lines be available one BCLK cycle after the address
on the MA lines is sampled. Violating this timing requirement may result in a transfer error, causing TEA to
be asserted low for one BCLK cycle.
相關PDF資料 |
PDF描述 |
|---|---|
| TSB12LV26-EP | 672-pin FineLine BGA |
| TSB12LV22PZP | OHCI-Lynx PCI-BASED IEEE 1394 HOST CONTROLLER |
| TSB12LV26PZ | OHCI-Lynx PCI-BASED IEEE 1394 HOST CONTROLLER |
| TSB14AA1 | FPGA (Field-Programmable Gate Array) |
| TSB14AA1I | FPGA (Field-Programmable Gate Array) |
相關代理商/技術參數 |
參數描述 |
|---|---|
| TSB12LV01BPZT | 功能描述:1394 接口集成電路 High Perf 1394 3.3V Link Layer RoHS:否 制造商:Texas Instruments 類型:Link Layer Controller 工作電源電壓: 封裝 / 箱體:LQFP 封裝:Tray |
| TSB12LV01BPZTG4 | 功能描述:1394 接口集成電路 High Perf 1394 3.3V Link Layer RoHS:否 制造商:Texas Instruments 類型:Link Layer Controller 工作電源電壓: 封裝 / 箱體:LQFP 封裝:Tray |
| TSB12LV01PZ | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| TSB12LV21 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:IEEE 1394 LINK LAYER CONTROLLER |
| TSB12LV21A | 制造商:TI 制造商全稱:Texas Instruments 功能描述:IEEE 1394-1995 BUS TO PCI BUS INTERFACE |
發布緊急采購，3分鐘左右您將得到回復。