- 您現在的位置：買賣IC網 > PDF目錄363893 > W65C02SQ-14 (Electronic Theatre Controls, Inc.) Microprocessor PDF資料下載
參數資料
| 型號： | W65C02SQ-14 |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | Microprocessor |
| 中文描述： | 微處理器 |
| 文件頁數： | 9/40頁 |
| 文件大?。?/td> | 1011K |
| 代理商： | W65C02SQ-14 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁當前第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁
The Western Design Center, Inc.
W65C02S Data Sheet
3
PIN FUNCTION DESCRIPTION
3.1
Address Bus (A0-A15)
The sixteen bit Address Bus formed by
A0-A15, address
memory and I/O registers that exchange data on the Data
Bus. The address lines can be set to the high impedance state by the Bus Enable (BE) signal.
3.2
Bus Enable (BE)
The Bus Enable
(BE)
input signal provides external control of the Address, Data and the RWB buffers. When Bus
Enable is high, the Address, Data and RWB buffers are active. When BE is low, these buffers are set to the high
impedance status. Bus Enable is an asynchronous signal.
3.3
Data Bus (D0-D7)
The eight Data Bus lines
D0-D7 are used to
provide instructions, data and addresses to the microprocessor and
exchange data with memory and I/O registers. These lines may be set to the high impedance state by the Bus Enable
(BE) signal.
3.4
Interrupt Request (IRQB)
The Interrupt Request (IRQB) input signal is used to request that an interrupt sequence be initiated. The program
counter (PC) and Processor Status Register (P) are pushed onto the stack and the IRQB disable (I) flag is set to a “1”
disabling further interrupts before jumping to the interrupt handler. These values are used to return the processor to
its original state prior to the IRQB interrupt. The IRQB low level should be held until the interrupt handler clears
the interrupt request source. When Return from Interrupt (RTI) is executed the (I) flag is restored and a new
interrupt can be handled. If the (I) flag is cleared in an interrupt handler, nested interrupts can occur. The Wait-for-
Interrupt (WAI) instruction may be used to reduce power and synchronize with, as an example timer interrupt
requests.
3.5
Memory Lock (MLB)
The Memory Lock (MLB) output may be used to ensure the integrity of Read-Modify-Write instructions in a
multiprocessor system. Memory Lock indicates the need to defer arbitration of the bus cycle when MLB is low.
Memory Lock is low during the last three cycles of ASL, DEC, INC, LSR, ROL, ROR, TRB, and TSB memory
referencing instructions.
3.6
Non-Maskable Interrupt (NMIB)
A negative transition on the Non-Maskable Interrupt (NMIB) input initiates an interrupt sequence after the current
instruction is completed. Since NMIB is an edge-sensitive input, an interrupt will occur if there is a negative
transition while servicing a previous interrupt. Also, after the edge interrupt occurs no further interrupts will occur if
NMIB remains low. The NMIB signal going low causes the Program Counter (PC) and Processor Status Register
information to be pushed onto the stack before jumping to the interrupt handler. These values are used to return the
processor to it's original state prior to the NMIB interrupt.
The Western Design Center, Inc. W65C02S Data Sheet
9
相關PDF資料 |
PDF描述 |
|---|---|
| W65C816S | Microprocessor |
| W6612 | Dual PCM Codec(雙通道PCM編解碼器) |
| W6630CR | Stereo Audio DAC(立體聲D/A轉換器) |
| W6631CS | Stereo Audio DAC(立體聲音頻數模轉換器) |
| W6631 | STEREO AUDIO DAC |
相關代理商/技術參數 |
參數描述 |
|---|---|
| W65C134S8PL-8 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Microcontroller |
| W65C134S8PLG-14 | 制造商:Western Design Center (WDC) 功能描述:8-bit Microcontrollers - MCU 8-bit Microcontroller |
| W65C134S8PLG-8 | 功能描述:8位微控制器 -MCU 8-bit Microcontroller RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數據總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數據 RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風格:SMD/SMT |
| W65C134S8Q-8 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Microcontroller |
| W65C134SPL-8 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Microcontroller |
發布緊急采購，3分鐘左右您將得到回復。