- 您現在的位置：買賣IC網 > PDF目錄363904 > W88113C (WINBOND ELECTRONICS CORP) ATAPI CD-ROM DECODER & CONTROLLER PDF資料下載
參數資料
| 型號： | W88113C |
| 廠商： | WINBOND ELECTRONICS CORP |
| 英文描述： | ATAPI CD-ROM DECODER & CONTROLLER |
| 中文描述： | ATAPI的CD - ROM解碼器 |
| 文件頁數： | 72/102頁 |
| 文件大小： | 573K |
| 代理商： | W88113C |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁當前第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁
W88113C
Publication Release Date: Mar. 1999
- 68 - Revision 0.61
ACCTL - Automatic Cache Control Register - (read/write 9Ch)
This register is 0 after chip reset, host reset and firmware reset.
Bit 7: ATTEN - Automatic Transfer Trigger Enable
The control bit
ADTT (17h.w2)
is automatically set high if all the following conditions are met:
ATTEN (9Ch.7)
is high
TCC (9Dh)
is not zero
TTC (9Fh)
is not zero
Bit 6: ACMEN - Automatic Cache Management Enable
If
ACMEN (9Ch.6)
is high, the following functions are enabled:
TBKH/L (25h/24h)
increments at the end of each data-in block transfer
TCC (9Dh)
and
TTC (9Fh)
decrements at the end of each data-in block transfer
TCC (9Dh)
minus
N
and
TBKH/L (25h/24h)
plus
N
right after
SKIPC (9Eh)
is set
N
If
ACMEN (9Ch.6)
is high and
TTC (9Fh)
is not zero, the following functions are executed
when
ADTT (17h.w2)
is triggered:
MBC4-0 (12h.4-0)
←
min{
ATLIM (9Ch.4-0)
,
TCC (9Dh)
,
TTC (9Fh)
} minus 1
ATBHI/LO (35h/34h)
←
(MBC4-0 + 1) (TWCH/L + 1) x 2
if
STWCEN (18h.3)
is high
Registers SKIPC (9Eh) and TTC (9Fh) are stuck at 0 if
ACMEN (9Ch.6)
is low.
Bit 5: TCINCEN - Transfer Cache Increment Enable
When this bit is high, the
TCC (9Dh)
increments at the end of EDC-checking if there is no
STAERR (80h.r6)
or
HCEI (80h.r0)
error. This bit should be high if
TCC (9Dh)
is used to
implement cache management.
Bit 4-0: ATLIM[4:0] - Automatic Transfer Block Limit
If
ACMEN (9Ch.6)
is high and
TCC (9Fh)
is not zero, these five bits specify the maximum
number of blocks that can be transferred to host in one trigger. The minimum limit is 1.
Setting 0 to these bits specify limit as 32 blocks.
TCC - Transfer Cache Counter - (read/write 9Dh)
This counter can be used to implement cache management if
RMSRI (5Ch.0)
is high. If
TCINCEN
(9Ch.5)
is high,
TCC (9Dh)
increments at the end of EDC-checking if there is no
STAERR (80h.r6)
or
HCEI (80h.r0)
error. If
ACMEN (9Ch.6)
is high,
TCC (9Dh)
decrements at the end of each data-in
block transfer unless the value is zero. The value follows 0 is 0. The transfer of working area data
should be implemented as linear transfer to prevent extra decrement of this counter.
If
ACMEN (9Ch.6)
is high,
TCC (9Dh)
minus
N
right after
SKIPC (9Eh)
is set
N
. This function can be
used to implement the cache-partial-hit event.
This register is 0 after chip reset, host reset and firmware reset. This counter should be set 0 in
cache-miss case. Writing this register should be prevented when the decoder is on or the data-in
transfer is in progress.
相關PDF資料 |
PDF描述 |
|---|---|
| W88113CD | ATAPI CD-ROM DECODER & CONTROLLER |
| W88113CF | ATAPI CD-ROM DECODER & CONTROLLER |
| W88227F | ATAPI CD-ROM Decoder(支持ATAPI標準的CD-ROM解碼器) |
| W88227QD | ATAPI CD-ROM Decoder(支持ATAPI標準的CD-ROM解碼器) |
| W88611P | VCD 4X RF Amplifer/Digital Servo & DSP(具有射頻運算放大器及數字信號伺服和處理的集成芯片) |
相關代理商/技術參數 |
參數描述 |
|---|---|
| W88113CD | 制造商:WINBOND 制造商全稱:Winbond 功能描述:ATAPI CD-ROM DECODER & CONTROLLER |
| W88113CF | 制造商:WINBOND 制造商全稱:Winbond 功能描述:ATAPI CD-ROM DECODER & CONTROLLER |
| W88611P | 制造商:WINBOND 制造商全稱:Winbond 功能描述:VCD 4X RF AMP/DIGITAL SERVO & DSP |
| W88631F | 制造商:WINBOND 制造商全稱:Winbond 功能描述:VCD 4X RF AMP/DIGITAL SERVO & DSP |
| W88980 | 制造商:Performance Tool 功能描述:Anti-Fatigue Floor Mat Roll - 12 Square Feet 制造商:PERFORMANCE TOOLS 功能描述:ANTI-FATIGUE FLOOR MAT ROLL 12 SQ FT |
發布緊急采購，3分鐘左右您將得到回復。