- 您現在的位置：買賣IC網 > PDF目錄363908 > W946432AD (WINBOND ELECTRONICS CORP) 512K X 4 BANKS X 32 BITS DDR SDRAM PDF資料下載
參數資料
| 型號： | W946432AD |
| 廠商： | WINBOND ELECTRONICS CORP |
| 英文描述： | 512K X 4 BANKS X 32 BITS DDR SDRAM |
| 中文描述： | 為512k × 4銀行× 32位DDR內存 |
| 文件頁數： | 12/40頁 |
| 文件大?。?/td> | 462K |
| 代理商： | W946432AD |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁當前第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁
W946432AD
12
Read Latency
The READ latency is the delay, in clock cycles, between the registration of a READ command and the
availability of the first piece of output data. The latency is set to 3 clocks.
If a READ command is registered at clock edge n, and the latency is 3 clocks, the data will be available
nominally coincident with clock edge n + 3.
Figure2:REQUIRED CAS LATENCIES
NOP
NOP
READ
NOP
NOP
NOP
COMMAND
CK
CK
DQS
DQ
DON'T CARE
REQUIRED CAS LATENCIES
CL=3
Burst Length = 4 in the case shown
Shown with nominal tAC, tDQSCK, and tDQSQ
Operating Mode
The normal operating mode is selected by issuing a Mode Register Set command with bits A7-A10 each set
to zero, and bits A0-A6 set to the desired values. A DLL reset is inititated by issuing a Mode Register Set
command with bits A7 and A9-A10 each set to zero, bit A8 set to one, and bits A0-A6 set to the desired
values. A Mode Register Set command issued to reset the DLL should always be followed by a Mode
Register Set command to select normal operating mode.
All other combinations of values for A7-A10 are reserved for future use and/or test modes. Test modes and
reserved states should not be used because unknown operation or incompatibility with future versions may
result.
DLL Enable/Disable
The DLL must be enabled for normal operation. DLL enable isrequiredduringpower-upinitialization,andupon
returning to normal operation after having disabled the DLL for the purpose of debug or evaluation (upon
exiting Self Refresh Mode, the DLL is enabled automatically). Any time the DLL is enabled, 200 clock cycles
must occur before a READ command can be issued.
Output Drive Strength
DS0, DS1, DS2,
TBD
相關PDF資料 |
PDF描述 |
|---|---|
| W963A6BBN | 512K WORD X 16 BIT LOW POWER PSEUDO SRAM |
| W963A6BBN70 | 512K WORD X 16 BIT LOW POWER PSEUDO SRAM |
| W963A6BBN70E | 512K WORD X 16 BIT LOW POWER PSEUDO SRAM |
| W963A6BBN70I | 512K WORD X 16 BIT LOW POWER PSEUDO SRAM |
| W963A6BBN80 | 512K WORD X 16 BIT LOW POWER PSEUDO SRAM |
相關代理商/技術參數 |
參數描述 |
|---|---|
| W9464G6IB | 制造商:WINBOND 制造商全稱:Winbond 功能描述:1M × 4 BANKS × 16 BITS DDR SDRAM |
| W9464G6IH | 制造商:WINBOND 制造商全稱:Winbond 功能描述:1M ?? 4 BANKS ?? 16 BITS DDR SDRAM |
| W9464G6JH | 制造商:WINBOND 制造商全稱:Winbond 功能描述:1M ? 4 BANKS ? 16 BITS DDR SDRAM |
| W9464G6JH-4 | 制造商:Winbond Electronics Corp 功能描述:IC DDR SDRAM 64M 200MHZ 66TSOP |
| W9464G6JH-5 | 制造商:Winbond Electronics Corp 功能描述:64MBIT DDRI 制造商:Winbond Electronics Corp 功能描述:IC DDR SDRAM 64M 200MHZ 66TSOP |
發布緊急采購，3分鐘左右您將得到回復。