- 您現在的位置：買賣IC網 > PDF目錄363908 > W981208AH-75 (WINBOND ELECTRONICS CORP) x8 SDRAM PDF資料下載
參數資料
| 型號： | W981208AH-75 |
| 廠商： | WINBOND ELECTRONICS CORP |
| 元件分類： | DRAM |
| 英文描述： | x8 SDRAM |
| 中文描述： | 16M X 8 SYNCHRONOUS DRAM, 5.4 ns, PDSO54 |
| 封裝： | 0.400 INCH, 0.80 MM PITCH, TSOP2-54 |
| 文件頁數： | 3/44頁 |
| 文件大小： | 2177K |
| 代理商： | W981208AH-75 |
第1頁第2頁當前第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁
W981208AH
4M x 8 bit x 4 Banks SDRAM
Revision 1.0 Publication Release Date: March, 1999
- 3 -
Pin Assignment
Pin Number
23 ~ 26, 22,
29 ~35
Pin Name
Function
Description
A0~ A11
Address
Multiplexed pins for row and column address.
Row address : A0 ~ A11. Column address: A0 ~ A9.
Select bank to activate during row address latch time, or bank
to read/write during address latch time.
20, 21
BS0, BS1
Bank Select
2, 5, 8, 11,
Data Input/
Output
Multiplexed pins for data output and input.
19
CS#
Chip Select
Disable or enable the command decoder. When command
decoder is disabled, new command is ignored and previous
operation continues.
Command input. When sampled at the rising edge of the clock,
RAS#, CAS# and WE# define the operation to be executed.
18
RAS#
Row Address
Strobe
Column Address
Strobe
Write Enable
17
CAS#
Referred to RAS#
16
WE#
Referred to RAS#
The output buffer is placed at Hi-Z(with latency of 2) when DQM
is sampled high in read cycle. In write cycle, sampling DQM
high will block the write operation with zero latency.
System clock used to sample inputs on the rising edge of clock.
CKE controls the clock activation and deactivation. When CKE
is low, Power Down mode, Suspend mode, or Self Refresh
mode is entered.
Power for input buffers and logic circuit inside DRAM.
Ground for input buffers and logic circuit inside DRAM.
Separated power from V
CC
, used for output buffers to improve
noise.
Separated ground from V
SS
, used for output buffers to improve
noise.
39
DQM
input/output mask
38
CLK
Clock Inputs
37
CKE
Clock Enable
1, 14, 27
28, 41, 54
V
CC
V
SS
Power ( +3.3 V )
Ground
Power ( + 3.3 V )
for I/O buffer
Ground for I/O
buffer
3, 9, 43, 49
V
CC
Q
6, 12, 46, 52
V
SS
Q
4, 7, 10, 13,
15, 36, 40, 42,
45, 48, 51
NC
No Connection
No connection
相關PDF資料 |
PDF描述 |
|---|---|
| W981208AH-8H | x8 SDRAM |
| W981208BH-7 | x8 SDRAM |
| W981208BH-75 | x8 SDRAM |
| W981208BH-8H | x8 SDRAM |
| W981216 | 2M x 16 bit x 4 Banks SDRAM |
相關代理商/技術參數 |
參數描述 |
|---|---|
| W981208AH-8H | 制造商:WINBOND 制造商全稱:Winbond 功能描述:x8 SDRAM |
| W981208BH | 制造商:WINBOND 制造商全稱:Winbond 功能描述:4M x 4 BANKS x 8 BIT SDRAM |
| W981208BH-7 | 制造商:WINBOND 制造商全稱:Winbond 功能描述:x8 SDRAM |
| W981208BH-75 | 制造商:WINBOND 制造商全稱:Winbond 功能描述:x8 SDRAM |
| W981208BH-8H | 制造商:WINBOND 制造商全稱:Winbond 功能描述:x8 SDRAM |
發布緊急采購，3分鐘左右您將得到回復。