- 您現在的位置：買賣IC網 > PDF目錄363904 > W88112F (WINBOND ELECTRONICS CORP) ATAPI CD-ROM DECODER & CONTROLLER PDF資料下載
參數資料
| 型號： | W88112F |
| 廠商： | WINBOND ELECTRONICS CORP |
| 元件分類： | 存儲控制器/管理單元 |
| 英文描述： | ATAPI CD-ROM DECODER & CONTROLLER |
| 中文描述： | IDE COMPATIBLE, CD ROM CONTROLLER, PQFP100 |
| 封裝： | PLASTIC, QFP-100 |
| 文件頁數： | 42/64頁 |
| 文件大小： | 466K |
| 代理商： | W88112F |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁當前第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁
W88111AF/W88112F
Preliminary/Confidential
ATAPI CD-ROM Decoder & Controller
This specification is subject to change without notice.
Publication Release Date: Aug, 1996
Preliminary/ Confidential Revision A0.1
- 42 -
Bit 3 : HIRQ - Host Interrupt Request
Set this bit high asserts interrupt at pin HIRQ if the drive is selected and nIEN is enabled in the
ATAPI Device Control Register. HIRQ is also automatically set by the following:
Automatic Packet Transfer sequence (see APKTEN, 18h.7)
Automatic Status Completion sequence (see SCT, 18h.0 and ASCEN, 18h.5)
HIRQ is automatically de-activated by the following:
Chip reset or host reset
Set bit SRST in the ATAPI Device Control Register high
Host issue ATA command while the drive is selected
Host read ATAPI Status Register while the drive is selected
Bit 2: SHIEN - Shadow Command Interrupt Enable
Setting this bit high enables the microprocessor interrupt for the shadow command. Pin UINTb
becomes low-active when SHDC (2Fh.5) becomes high-active if SHIEN is enabled.
Bit 1, 0: Reserved
MISS0 - Miscellaneous Status Register 0 - (read 2Eh)
Bit 5: SRUb - Status Register Updated Flag
This bit becomes high when the ATAPI Status Register is updated by the following:
Microprocessor writes to 37h
Microprocessor triggers DSCT (17h.5)
Microprocessor triggers SCT (17h.0)
Automatic Status Completion occurs if ASCEN (18h.5) is enabled
Reception of A0h command if APKTEN (18h.7) is enabled
Chip reset or host reset
Bit 4: MDRVF - Master Drive Flag
This bit is high if the drive is configured as Master. This bit is low if the drive is configured as
Slave.
Bit 3: HINTF - Host Interrupt Flag
This bit reflects the status of the source of pin HIRQ.
Bit 2: nIEN - Bit nIEN in Device Control Register
This bit reflects the value of bit nIEN in ATAPI Device Control Register.
相關PDF資料 |
PDF描述 |
|---|---|
| W88113C | ATAPI CD-ROM DECODER & CONTROLLER |
| W88113CD | ATAPI CD-ROM DECODER & CONTROLLER |
| W88113CF | ATAPI CD-ROM DECODER & CONTROLLER |
| W88227F | ATAPI CD-ROM Decoder(支持ATAPI標準的CD-ROM解碼器) |
| W88227QD | ATAPI CD-ROM Decoder(支持ATAPI標準的CD-ROM解碼器) |
相關代理商/技術參數 |
參數描述 |
|---|---|
| W88113C | 制造商:WINBOND 制造商全稱:Winbond 功能描述:ATAPI CD-ROM DECODER & CONTROLLER |
| W88113CD | 制造商:WINBOND 制造商全稱:Winbond 功能描述:ATAPI CD-ROM DECODER & CONTROLLER |
| W88113CF | 制造商:WINBOND 制造商全稱:Winbond 功能描述:ATAPI CD-ROM DECODER & CONTROLLER |
| W88611P | 制造商:WINBOND 制造商全稱:Winbond 功能描述:VCD 4X RF AMP/DIGITAL SERVO & DSP |
| W88631F | 制造商:WINBOND 制造商全稱:Winbond 功能描述:VCD 4X RF AMP/DIGITAL SERVO & DSP |
發布緊急采購，3分鐘左右您將得到回復。