- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄363904 > W89C982AF (WINBOND ELECTRONICS CORP) INTEGRATED MULTIPLE REPEATER II PDF資料下載
參數(shù)資料
| 型號： | W89C982AF |
| 廠商： | WINBOND ELECTRONICS CORP |
| 元件分類： | 通信及網(wǎng)絡 |
| 英文描述： | INTEGRATED MULTIPLE REPEATER II |
| 中文描述： | SPECIALTY TELECOM CIRCUIT, PQFP100 |
| 封裝： | QFP-100 |
| 文件頁數(shù)： | 16/28頁 |
| 文件大小： | 277K |
| 代理商： | W89C982AF |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁當前第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
Preliminary W89C982AF
- 16 -
lockup and fragment extension logic will inhibit the encoder/transmitter logic when the retransmitted
packet is more than 65536 bits in length.
Packet repetition and network collision handling are performed by the main state machine according
to IEEE specifications. Soon after the network port receiving data packet has been identified, the
main state machine enables the preamble/jam generator to generate a preamble pattern onto the
encoder/transmitter. While the preamble is being transmitted, the received data are still being
monitored. The main state machine will enable the FIFO control logic to read the valid data into the
FIFO when the start of frame delimiter "SFD" is detected. A 1011 bit pattern is filled into the FIFO
before the SFD is detected. Removal of the FIFO data begins after a 60-bit preamble pattern has
been sent.
Inter-IMPR II Interface
The inter-IMPR II interface are designed for large hub applications. The inter-IMPR II interface allows
a minimum of four IMPR IIs to be integrated together to implement a hub with 32 twisted pair line
ports and four AUI ports. An external integrator is needed to handle the IMPR IIs. The data transfers
on the inter-IMPR II interface are in NRZ format and certain signals are used to indicate the network
status. Signals included on the inter-IMPR II interface allow the IMPR IIs to cooperate with each other
in an appropriate manner. Those signals include IDAT, IDCLK, IJAM,
ICRS
,
IBEN
, and
ICOL
. The
ICRS
,
IBEN
,
ICOL
, IJAM, are the control signals. The IDAT and IDCLK are used to transmit or
receive data when the IMPR II asserts
ICRS
and the external integrator asserted
IBEN
and
deasserted
ICOL
to each IMPR II. The IDAT and IDCLK transmit data and a 10 MHz clock to the
IMPR II integrator. When the IMPR II has not asserted
ICRS
and the integrator has asserted
IBEN
and deasserted
ICOL
to each IMPR II , the IMPR II receives the data and a 10 MHz clock from IDAT
and IDCLK. When IJAM is asserted, it indicates that a single port collision (IDAT = 1) or a multiport
collision (IDAT = 0) is occurring.
982Ab
982Ac
ICRSBa
X1a
X1b
X1c
IMPR II Integrator
IBENBa,
ICOLBa
IDATa,
IDCLKa,
IJAMa
ICRSBb
IBENBb,
ICOLBb
IDATb,
IDCLKb,
IJAMb
ICRSBc
IBENBc,
ICOLBc
IDATc,
IDCLKc,
IJAMc
982Aa
The figure above depicts an inter-IMPR II application circuit. The circuit requires an external inter
IMPR II integrator. The external integrator integrated the
ICRS
signal from each IMPR II and
generates signals,
IBEN
and
ICOL
, to the IMPR II. Each IMPR II checks
IBEN
,
ICOL
to handle the
IDAT, IDCLK, IJAM signal direction.
Note that the inter-IMPR II uses different clocks source (X1a, X1b, X1c, etc.) to construct a large scale repeater application.
相關PDF資料 |
PDF描述 |
|---|---|
| W8NB80 | N - CHANNEL 800V - 1.2ohm - 7.5A - TO-247 PowerMESH MOSFET |
| W90100F | Embedded Micro-Controller(32位嵌入式的微控制器) |
| W90210F | PA-RISC Embedded Micro-Controller(惠普PA-RISC結(jié)構(gòu)的32位嵌入式微控制器) |
| W90220F | PA-RISC Embedded Micro-Controller(惠普PA-RISC結(jié)構(gòu)的32位嵌入式微控制器) |
| W90221F | PA-RISC Embedded Micro-Controller(惠普PA-RISC結(jié)構(gòu)的32位嵌入式微控制器) |
相關代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| W8C2-DNL | 制造商:Hwei Lung Precision Machinery 功能描述:TORCH 8 LED BLACK 2C |
| W8D10PF29033 | 制造商:TE Connectivity 功能描述: |
| W8D11PF29033 | 制造商:TE Connectivity 功能描述: |
| W8D16PF29023 | 制造商:TE Connectivity 功能描述: |
| W8D18PF29063 | 制造商:TE Connectivity 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復。