- 您現在的位置：買賣IC網 > PDF目錄363904 > W89C982AF (WINBOND ELECTRONICS CORP) INTEGRATED MULTIPLE REPEATER II PDF資料下載
參數資料
| 型號： | W89C982AF |
| 廠商： | WINBOND ELECTRONICS CORP |
| 元件分類： | 通信及網絡 |
| 英文描述： | INTEGRATED MULTIPLE REPEATER II |
| 中文描述： | SPECIALTY TELECOM CIRCUIT, PQFP100 |
| 封裝： | QFP-100 |
| 文件頁數： | 5/28頁 |
| 文件大?。?/td> | 277K |
| 代理商： | W89C982AF |
第1頁第2頁第3頁第4頁當前第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
Preliminary W89C982AF
Publication Release Date: November 1996
- 5 -
Revision A1
Continued
INTER-IMPR II INTERFACE PINS
NAME
NO.
39
I/O
I
DESCRIPTION
IBEN
Inter-IMPR II interface Enable:
IBEN
is driven by HUB integrator. The integrator will drive the
IBEN
low if there is only one IMPR II which outputs
ICRS
to the
inter-IMPR II interface. The IMPR II that asserts
ICRS
will be
allowed to transmit valid messages to the IMPR II integrator when
IBEN
is low.
ICOL
40
I
Inter-IMPR II Collision:
ICOL
will be driven low when more than one IMPR II
simultaneously output
ICRS
to the IMPR II integrator. The IMPR II
will not transmit any data to the IMPR II integrator when
ICOL
is
low. On this situation the collision messages will still be sent to all
ports of the IMPR II.
Inter-IMPR II Data Clock:
IDCLK will drive a 10 MHz clock output when
ICRS
is asserted
and
IBEN
is driven. If
ICRS
is not asserted and
IBEN
is driven,
IDCLK will be driven by the IDCLK signal of another IMPR II. If a
dumb hub is used, i.e., no
IBEN
is present, this pin is in high
impedance. This pin is synchronous to IDAT data.
Inter-IMPR II Data:
The IMPR II sends/receives valid packets or inter-port collision
messages to/from other IMPR IIs through the IDAT pin in NRZ
format. IDAT is in high-Z state during inter-IMPR II collisions or
when the network is idle. IDAT remains high when there is a
transmit collision in the IMPR II.
Inter-IMPR II IJAM:
IJAM is driven low when a valid packet is being sent. IJAM is
driven high when IDAT carries a collision message (i.e., always
high or always low). IDAT = 0 indicates a multiport collision and
IDAT = 1 indicates a single port collision condition.
During inter-IMPR II collisions or when the network is idle, IJAM
should be in high-Z state.
MANAGEMENT BUS PINS
IMPR II Reset:
The IMPR II will be forced into its initial state when RST is driven
low.
Management Bus Clock:
The management data are clocked by MCLK serially. The rising
edge of MCLK will latch the data into or out of the IMPR II.
IDCLK
44
I
O
IDAT
45
I
O
Z
IJAM
42
I
O
Z
RST
38
I
MCLK
28
I
相關PDF資料 |
PDF描述 |
|---|---|
| W8NB80 | N - CHANNEL 800V - 1.2ohm - 7.5A - TO-247 PowerMESH MOSFET |
| W90100F | Embedded Micro-Controller(32位嵌入式的微控制器) |
| W90210F | PA-RISC Embedded Micro-Controller(惠普PA-RISC結構的32位嵌入式微控制器) |
| W90220F | PA-RISC Embedded Micro-Controller(惠普PA-RISC結構的32位嵌入式微控制器) |
| W90221F | PA-RISC Embedded Micro-Controller(惠普PA-RISC結構的32位嵌入式微控制器) |
相關代理商/技術參數 |
參數描述 |
|---|---|
| W8C2-DNL | 制造商:Hwei Lung Precision Machinery 功能描述:TORCH 8 LED BLACK 2C |
| W8D10PF29033 | 制造商:TE Connectivity 功能描述: |
| W8D11PF29033 | 制造商:TE Connectivity 功能描述: |
| W8D16PF29023 | 制造商:TE Connectivity 功能描述: |
| W8D18PF29063 | 制造商:TE Connectivity 功能描述: |
發布緊急采購，3分鐘左右您將得到回復。