- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄363908 > W963L6ABN80I (WINBOND ELECTRONICS CORP) GT 3C 3#4 PIN PLUG PDF資料下載
參數(shù)資料
| 型號： | W963L6ABN80I |
| 廠商： | WINBOND ELECTRONICS CORP |
| 元件分類： | SRAM |
| 英文描述： | GT 3C 3#4 PIN PLUG |
| 中文描述： | 512K X 16 PSEUDO STATIC RAM, 75 ns, PBGA48 |
| 封裝： | 8 X 10 MM, 0.75 MM PITCH, TFBGA-48 |
| 文件頁數(shù)： | 13/30頁 |
| 文件大?。?/td> | 1028K |
| 代理商： | W963L6ABN80I |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁當(dāng)前第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁
W963L6ABN
AC Characteristics, Continued
P
ower
D
own
and P
ower
D
own
P
rogram
P
arameters
-70
-80
PARAMETER
SYM.
Min.
10
70
Max.
-
-
Min.
10
80
Max.
-
-
UNIT
NOTES
CE2 Low Setup Time for Power Down Entry
CE2 Low Hold Time after Power Down Entry
t
CSP
t
C2LP
nS
nS
CE1
High Setup Time following CE2 High after
Power Down Exit
t
CHS
10
-
10
-
nS
CE1
High to
PE
Low
Setup Time
t
EPS
70
-
80
-
nS
*1
Note:
*1: Applicable to Power Down Program
Other Timing Parameters
-70
-80
PARAMETER
SYM.
Min. Max.
Min. Max.
UNIT
NOTES
CE1
High to
OE
Invalid Time for Standby Entry
t
CHOX
10
-
10
-
nS
CE1
High to
WE
Invalid Time for Standby Entry t
CHWX
10
-
10
-
nS
*1
CE2 Low Hold Time after Power-up
CE2 High Hold Time after Power-up
t
C2LH
t
C2HL
50
50
-
-
50
50
-
-
μ
S
μ
S
*2
*3
CE1
High Hold Time following CE2 High after
Power-up
Input Transition Time
t
CHH
350
-
350
-
μ
S
*2
t
T
1
25
1
25
nS
*4
Notes:
*1: Some data might be written into any address location if t
CHWX
(min.)
is not satisfied.
*2: Must satisfy t
CHH
(min.)
after t
C2LH
(min.).
*3: Requires Power Down mode entry and exit after t
C2HL
.
*4: The Input Transition Time (t
T
) at AC testing is 5 nS as shown in below. If actual t
T
is longer than 5 nS, it may violate
AC specified of some timing parameters.
AC Test Conditions
SYMBOL
DESCRIPTION
TEST SETUP
V
DD
= 2.7V to 3.3V
V
DD
= 2.3V to 2.7V
V
DD
= 2.7V to 3.3V
V
DD
= 2.3V to 2.7V
V
DD
= 2.7V to 3.3V
V
DD
= 2.3V to 2.7V
Between V
IL
and V
IH
VALUE
2.3
2.0
0.4
0.4
1.3
1.1
5
UNIT
NOTE
V
IH
Input High Level
V
V
IL
Input Low Level
V
V
REF
Input Timing Measurement Level
V
T
T
Input Transition Time
nS
Publication Release Date: March 11, 2003
- 13 -
Revision A1
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| W971632AF | 256K x 32 bit x 2 Banks SGRAM(256K x 32位 x 2組同步圖形RAM) |
| W981208AH | 4M x 8 bit x 4 Banks SDRAM |
| W981208BH | 4M x 4 BANKS x 8 BIT SDRAM |
| W981208AH-75 | x8 SDRAM |
| W981208AH-8H | x8 SDRAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| W964B6BBN | 制造商:WINBOND 制造商全稱:Winbond 功能描述:1M WORD X 16BIT LOW POWER PSEUDO SRAM |
| W964B6BBN70 | 制造商:WINBOND 制造商全稱:Winbond 功能描述:1M WORD X 16BIT LOW POWER PSEUDO SRAM |
| W964B6BBN70E | 制造商:WINBOND 制造商全稱:Winbond 功能描述:1M WORD X 16BIT LOW POWER PSEUDO SRAM |
| W964B6BBN70O | 制造商:WINBOND 制造商全稱:Winbond 功能描述:1M WORD X 16BIT LOW POWER PSEUDO SRAM |
| W964B6BBN80 | 制造商:WINBOND 制造商全稱:Winbond 功能描述:1M WORD X 16BIT LOW POWER PSEUDO SRAM |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。