- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄363904 > W90221F (WINBOND ELECTRONICS CORP) PA-RISC Embedded Micro-Controller(惠普PA-RISC結(jié)構(gòu)的32位嵌入式微控制器) PDF資料下載
參數(shù)資料
| 型號(hào)： | W90221F |
| 廠商： | WINBOND ELECTRONICS CORP |
| 英文描述： | PA-RISC Embedded Micro-Controller(惠普PA-RISC結(jié)構(gòu)的32位嵌入式微控制器) |
| 中文描述： | PA - RISC的嵌入式微控制器（惠普的PA - RISC結(jié)構(gòu)的32位嵌入式微控制器） |
| 文件頁(yè)數(shù)： | 9/174頁(yè) |
| 文件大小： | 2102K |
| 代理商： | W90221F |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)當(dāng)前第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)第173頁(yè)第174頁(yè)
=
The above information is the exclusive intellectual property of Winbond Electronics and shall not be disclosed, distributed or reproduced without permission from Winbond.
9
Versi on 0. 4, March/2000
COMBE[1]/
XWR#
I/O
65
During
PCI
cycles : Bit-1 of command/byte bus
During
AIO
cycles : Asserted low, if INTD# is also low,
indicating a AIO write command cycle is ongoing
During
PCI
cycles : Bit-0 of command/byte bus
During
AIO
cycles : Asserted low, if INTD# is also low,
indicating a AIO read command cycle is ongoing
PCI Interrupt input, level sensitive, low active signal. Once
the INTx# signal is asserted, it remains asserted until the
device driver clear the pending request. When the request is
cleared, the device de-asserts its INTx# signal.
PCI Request input, indicates to the PCI arbiter that this agent
desires use of the bus.
PCI Grant output, indicates to the agent that access to the
bus has been granted.
PCI Reset output, is used to bring PCI-specific registers,
sequencers, and signals to a consistent state. Low active.
PCI Clock output, provides timing for all transactions on PCI
and is an input to every PCI device.
PCI System Error is for reporting address parity errors, data
parity errors on the Special Cycle command, or any other
system error where the result will be catastrophic. The
assertion of SERR# is synchronous to the clock and meets
the setup and hold times of all bused signals.
PCI Parity Error is only for the reporting of data parity errors
during all PCI transactions except a Special Cycle. The
PERR# pin is sustained tri-state and must be driven active
by the agent receiving data two clocks following the data
when a data parity error is detected. The minimum duration
of PERR# is one clock for each data phase that a data parity
error is detected. An agent cannot report a PERR# until it
has claimed the access by asserting DEVSEL# (for a target)
and completed a data phase or is the master of the current
transaction.
PCI Stop indicates the current target is requesting the master
to stop the current transaction.
PCI Target Ready indicates the selected device
complete the current data phase of the transaction. A data
phase is completed on any clock both TRDY# and IRDY# are
sampled asserted. During a read, TRDY# indicates that valid
data is present on PDA[31:0]. During a write, it indicates the
target is prepared to accept data. Wait cycles are inserted
until both IRDY# and TRDY# are asserted together.
PCI Device Select, when actively driven, indicates the
driving device has decoded its address as the target of the
current access. As an input, DEVSEL# indicates whether any
device on the bus has been selected.
COMBE[0]/
XRD#
I/O
47
INTA#, INTB#,
INTC#
I
36, 35, 33
PREQ0#,
PREQ1#
GNT0#
GNT1#
PCIRST#
I
102, 101
O
104, 103
O
23
PCICLK
O
21
SERR#
I
67
PERR#
I/O
68
STOP#
I/O
69
TRDY#
I/O
71
ability to
DEVSEL#
I/O
70
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| W91030B | Low Power CMOS IC For Caller indentification(用于通信中呼叫確認(rèn)的低功耗CMOS集成電路芯片) |
| W91030 | Low Power CMOS IC For Caller indentification(用于通信中呼叫確認(rèn)的低功耗CMOS集成電路芯片) |
| W91031 | LOW POWER CMOS INTERGRATED CIRCUIT |
| W91031S | Calling Line Identifier |
| W91080 | Tone/Pulse Dialer With Handfree And Keytone Fuctions And One Number Memory(具有一個(gè)數(shù)碼存儲(chǔ)器免提和主鍵音功能的音頻/脈沖撥號(hào)器) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| W902E31 | 制造商:Omron Corporation 功能描述: |
| W903B-28C | 制造商: 功能描述: 制造商:undefined 功能描述: |
| W903B48D | 制造商: 功能描述: 制造商:undefined 功能描述: |
| W905 | 制造商:LUMINIS 制造商全稱:LUMINIS 功能描述:Post top mount |
| W9050B016 | 制造商:Pulse Electronics Corporation 功能描述:1.13OD 1.6'' I-Pex to I-Pex Cable Assembly |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。