- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄22053 > SPAKDSP321VF275 (Freescale Semiconductor)IC DSP 24BIT 196-MAPBGA PDF資料下載
參數(shù)資料
| 型號： | SPAKDSP321VF275 |
| 廠商： | Freescale Semiconductor |
| 文件頁數(shù)： | 60/84頁 |
| 文件大小： | 0K |
| 描述： | IC DSP 24BIT 196-MAPBGA |
| 標(biāo)準(zhǔn)包裝： | 2 |
| 系列： | DSP56K/Symphony |
| 類型： | 定點(diǎn) |
| 接口： | 主機(jī)接口，SSI，SCI |
| 時(shí)鐘速率： | 275MHz |
| 非易失內(nèi)存： | ROM（576 B） |
| 芯片上RAM： | 576kB |
| 電壓 - 輸入/輸出： | 3.30V |
| 電壓 - 核心： | 1.60V |
| 工作溫度： | -40°C ~ 100°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 196-LBGA |
| 供應(yīng)商設(shè)備封裝： | 196-MAPBGA（15x15） |
| 包裝： | 托盤 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁當(dāng)前第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁
Power Consumption Considerations
DSP56321 Technical Data, Rev. 11
Freescale Semiconductor
4-3
Consider all device loads as well as parasitic capacitance due to PCB traces when you calculate
capacitance. This is especially critical in systems with higher capacitive loads that could create higher
transient currents in the VCC and GND circuits.
All inputs must be terminated (that is, not allowed to float) by CMOS levels except for the three pins with
internal pull-up resistors (TRST, TMS, DE).
The following pins must be asserted during the power-up sequence: RESET and TRST. A stable EXTAL
signal should be supplied before deassertion of RESET. If the VCC reaches the required level before
EXTAL is stable or other “required RESET duration” conditions are met (see Table 2-7), the device
circuitry can be in an uninitialized state that may result in significant power consumption and heat-up.
Designs should minimize this condition to the shortest possible duration.
Ensure that during power-up, and throughout the DSP56321 operation, VCCQH is always higher or equal to
the VCCQL voltage level.
If multiple DSP devices are on the same board, check for cross-talk or excessive spikes on the supplies due
to synchronous operation of the devices.
The Port A data bus (D[0–23]), HI08, ESSI0, ESSI1, SCI, and timers all use internal keepers to maintain the
last output value even when the internal signal is tri-stated. Typically, no pull-up or pull-down resistors
should be used with these signal lines. However, if the DSP is connected to a device that requires pull-up
resistors (such as an MPC8260), the recommended resistor value is 10 K
or less. If more than one DSP
must be connected in parallel to the other device, the pull-up resistor value requirement changes as
follows:
—2 DSPs = 5 K
(mask sets 0K91M and 1K91M)/7 K (mask set 0K93M) or less
—3 DSPs = 3 K
(mask sets 0K91M and 1K91M)/4 K (mask set 0K93M) or less
—4 DSPs = 2 K
(mask sets 0K91M and 1K91M)/3 K (mask set 0K93M) or less
—5 DSPs = 1.5 K
(mask sets 0K91M and 1K91M)/2 K (mask set 0K93M) or less
—6 DSPs = 1 K
(mask sets 0K91M and 1K91M)/1.5 K (mask set 0K93M) or less
Note:
Refer to EB610/D DSP56321/DSP56321T Power-Up Sequencing Guidelines for detailed information
about minimizing power consumption during startup.
4.3 Power Consumption Considerations
Power dissipation is a key issue in portable DSP applications. Some of the factors affecting current consumption
are described in this section. Most of the current consumed by CMOS devices is alternating current (ac), which is
charging and discharging the capacitances of the pins and internal nodes.
Current consumption is described by this formula:
Equation 3:
Where:
C
=
node/pin capacitance
V
=
voltage swing
f
=
frequency of node/pin toggle
Example 4-1. Current Consumption
For a Port A address pin loaded with 50 pF capacitance, operating at 3.3 V, with a 66 MHz clock, toggling at its maximum possible rate (33
MHz), the current consumption is expressed in Equation 4.
IC
V
f
×
=
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TPSC686M016R0125 | CAP TANT 68UF 16V 20% 2312 |
| F930J156MAA | CAP TANT 15UF 6.3V 20% 1206 |
| KMC8144SVT1000A | IC DSP 783FCPBGA |
| B82496C3221J | INDUCTOR 220NH .11A 0603 5% |
| TPSC686K010R0100 | CAP TANT 68UF 10V 10% 2312 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SPAKDSP321VL240 | 功能描述:IC DSP 24BIT 240MHZ 196-MAPBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP（數(shù)字式信號處理器） 系列:DSP56K/Symphony 標(biāo)準(zhǔn)包裝:2 系列:StarCore 類型:SC140 內(nèi)核 接口:DSI，以太網(wǎng)，RS-232 時(shí)鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:431-BFBGA，F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:431-FCPBGA（20x20） 包裝:托盤 |
| SPAKDSP321VL275 | 功能描述:IC DSP 24BIT 275MHZ 196-MAPBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP（數(shù)字式信號處理器） 系列:DSP56K/Symphony 標(biāo)準(zhǔn)包裝:40 系列:TMS320DM64x, DaVinci™ 類型:定點(diǎn) 接口:I²C，McASP，McBSP 時(shí)鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:160kB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:0°C ~ 90°C 安裝類型:表面貼裝 封裝/外殼:548-BBGA，F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:548-FCBGA（27x27） 包裝:托盤 配用:TMDSDMK642-0E-ND - DEVELPER KIT W/NTSC CAMERA296-23038-ND - DSP STARTER KIT FOR TMS320C6416296-23059-ND - FLASHBURN PORTING KIT296-23058-ND - EVAL MODULE FOR DM642TMDSDMK642-ND - DEVELOPER KIT W/NTSC CAMERA |
| SPAKDSP56824BU70 | 制造商:Freescale Semiconductor 功能描述: |
| SPAKF56009FJ81 | 制造商:Motorola Inc 功能描述: |
| SPAKMC331CFC16 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:User’s Manual |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。