- 您現在的位置：買賣IC網 > PDF目錄363904 > W89C940 (WINBOND ELECTRONICS CORP) ELANC-PCI (TWISTED-PAIR ETHER-LAN CONTROLLER WITH PCI INTERFACE) PDF資料下載
參數資料
| 型號： | W89C940 |
| 廠商： | WINBOND ELECTRONICS CORP |
| 英文描述： | ELANC-PCI (TWISTED-PAIR ETHER-LAN CONTROLLER WITH PCI INTERFACE) |
| 中文描述： | ELANC -的PCI（雙絞線醚局域網控制器帶有PCI接口） |
| 文件頁數： | 12/61頁 |
| 文件大小： | 353K |
| 代理商： | W89C940 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁當前第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁
W89C940
12
Link Integrity
During periods of inactivity, link pulses are generated and received by both MAUs at either end of the twisted
pair to ensure that the cable has not been broken or shorted. A positive, 100 nS Link Integrity signal is
generated by the Twisted Pair Transceiver and transmitted on the twisted pair cable every 13 ms during periods
of no transmission activity. The ELANC-PCI assumes a link-good state if it senses valid link pulse activity on
the Twisted Pair Transceiver receive circuit. If neither receive data nor a link pulse (positive or negative) is
detected within 105 mS, the ELANC-PCI enters link-fail state. When a link-fail condition occurs, four
consecutive positive link pulses (or eight negative link pulses) must be received before a link-good condition is
assumed.
LCE CORE ACCESS FUNCTION
LCE core access function (LCE: Lan Controller of Ethernet)
The LCE core of the ELANC-PCI can be accessed by programming the register of the LCE core. The ELANC-
PCI's register files are mapped into the lower 16 I/O spaces: iobase to iobase+0FH. Any read/write to the
ELANC-PCI's registers is an "IN"/"OUT" command to these addresses.
Addresses iobase+10H to iobase+17H are mapped to the I/O port for the system to access the contents of the
buffer memory. Remote DMA reads and writes correspond to "IN"/"OUT" commands to these addresses.
When addresses iobase+18H to +1FH are read a software reset will be issued to the core coprocessor and
released about 780nsec later, automatically.
The following table summarizes the I/O address mapping:
ADDRESS
REGISTER
OPERATION
iobase+00H - iobase+0FH
LCE core's registers
Slave register read/write
iobase+10H - iobase+17H
I/O Ports
Remote DMA read/write
iobase+18H - iobase+1FH
Reset
Software reset
The buffer memory map for LCE core memory address space is summarized in the following table:
NE2000 COMPATIBLE
0000H - 001FH
ID Registers
0020H - 00FFH
0100H - 3FFFH
Unused
4000H - 7FFFH
16K X 8 local memory
8000H - FFFFH
Unused
NODE ID
Each node in an Ethernet network has a unique six-byte ID. The node ID is mapped into the memory space of
the ELANC-PCI. The ELANC-PCI will load the node ID from the EEPROM after power on reset. The node I.D.
should be allocated in the first 3 words(with the address of 00H ~ 02H) of the EEPROM.
相關PDF資料 |
PDF描述 |
|---|---|
| W89C982 | INTEGRATED MULTIPLE REPEATER II |
| W89C982AF | INTEGRATED MULTIPLE REPEATER II |
| W8NB80 | N - CHANNEL 800V - 1.2ohm - 7.5A - TO-247 PowerMESH MOSFET |
| W90100F | Embedded Micro-Controller(32位嵌入式的微控制器) |
| W90210F | PA-RISC Embedded Micro-Controller(惠普PA-RISC結構的32位嵌入式微控制器) |
相關代理商/技術參數 |
參數描述 |
|---|---|
| W89C940F | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:10M PCI-Bus Ethernet Network Interface Controller |
| W89C982 | 制造商:WINBOND 制造商全稱:Winbond 功能描述:INTEGRATED MULTIPLE REPEATER II |
| W89C982AF | 制造商:WINBOND 制造商全稱:Winbond 功能描述:INTEGRATED MULTIPLE REPEATER II |
| W8C2-DNL | 制造商:Hwei Lung Precision Machinery 功能描述:TORCH 8 LED BLACK 2C |
| W8D10PF29033 | 制造商:TE Connectivity 功能描述: |
發布緊急采購，3分鐘左右您將得到回復。