- 您現在的位置：買賣IC網 > PDF目錄363904 > W88111AF (WINBOND ELECTRONICS CORP) ATAPI CD-ROM DECODER & CONTROLLER PDF資料下載
參數資料
| 型號： | W88111AF |
| 廠商： | WINBOND ELECTRONICS CORP |
| 元件分類： | 存儲控制器/管理單元 |
| 英文描述： | ATAPI CD-ROM DECODER & CONTROLLER |
| 中文描述： | IDE COMPATIBLE, CD ROM CONTROLLER, PQFP100 |
| 封裝： | PLASTIC, QFP-100 |
| 文件頁數： | 13/64頁 |
| 文件大小： | 466K |
| 代理商： | W88111AF |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁當前第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁
W88111AF/W88112F
Preliminary/Confidential
ATAPI CD-ROM Decoder & Controller
This specification is subject to change without notice.
Publication Release Date: Aug, 1996
Preliminary/ Confidential Revision A0.1
- 13 -
Bits 4, 3, 2: Reserved
Bit 1: DTEN - Data Transfer Enable
Set DTEN high enables the data transfer logic. This bit should be set before any of the following
data transfers is triggered:
Host write to the Packet FIFO
Host read from external RAM
Host read from DF0 to DF7
In order to reduce the interference of microprocessor, DTEN is also automatically enabled during
the following operation:
Trigger ADTT(17h.2)
Host issues ATAPI Packet Command(A0h) while APKTEN(18h.7) is enabled and drive is
selected
Bit 0: Reserved
INTREA - Interrupt Reason Register - (read 01h)
Bit 7: PFNEb - Packet FIFO Not Empty Interrupt Flag
This bit becomes active-low after Packet FIFO receives any data issued by the host through
ATAPI Data port. UINTb(pin 36) is activated when PFNEb becomes active-low if PFNEEN(01h.7)
is enabled. PFNEb is deactivated after the last byte is read by microprocessor through register
PFAR(00h).
Bit 6: TENDb - Transfer End Interrupt Flag
This bit becomes active-low at the end of the following data transfers:
Host writes to the Packet FIFO
Host read from external RAM
Host read from registers DF0(40h) to DF7(47h)
Flags TDIR(30h.5) and FPKT(30h.1) can be used to determine which type of transfer end occurs.
UINTb(pin36) is activated when TENDb becomes active-low if TENDEN(01h.6) is enabled.
Writing any value to register TACK(07h) deactivates this flag.
Bit 5: SRIb - Sector Ready Interrupt Flag
This bit is used to indicate that one sector is ready to be accessed. Reading register STAT3(0Fh)
deactivates SRIb.
相關PDF資料 |
PDF描述 |
|---|---|
| W88112F | ATAPI CD-ROM DECODER & CONTROLLER |
| W88113C | ATAPI CD-ROM DECODER & CONTROLLER |
| W88113CD | ATAPI CD-ROM DECODER & CONTROLLER |
| W88113CF | ATAPI CD-ROM DECODER & CONTROLLER |
| W88227F | ATAPI CD-ROM Decoder(支持ATAPI標準的CD-ROM解碼器) |
相關代理商/技術參數 |
參數描述 |
|---|---|
| W88112F | 制造商:WINBOND 制造商全稱:Winbond 功能描述:ATAPI CD-ROM DECODER & CONTROLLER |
| W88113C | 制造商:WINBOND 制造商全稱:Winbond 功能描述:ATAPI CD-ROM DECODER & CONTROLLER |
| W88113CD | 制造商:WINBOND 制造商全稱:Winbond 功能描述:ATAPI CD-ROM DECODER & CONTROLLER |
| W88113CF | 制造商:WINBOND 制造商全稱:Winbond 功能描述:ATAPI CD-ROM DECODER & CONTROLLER |
| W88611P | 制造商:WINBOND 制造商全稱:Winbond 功能描述:VCD 4X RF AMP/DIGITAL SERVO & DSP |
發布緊急采購，3分鐘左右您將得到回復。