
W88111AF/W88112F
Preliminary/Confidential
ATAPI CD-ROM Decoder & Controller
This specification is subject to change without notice.
Publication Release Date: Aug, 1996
Preliminary/ Confidential Revision A0.1
- 17 -
SCBL/SCBH - Subcode Block Register - (read/write 26h/27h)
SCBL/SCBH form a 9-bit register that contains a block number of the latest available subcode data
that can be read by the host. The number in SCBL/SCBH plus 1 points to the RAM block that is
buffering incoming subcode. The number in SCBL/SCBH is increased by one at the end of subcode
block buffering.
DDBL/DDBH - Decoded Data Block Register - (read/write 28h/29h)
DDBL/DDBH form a 9-bit register that contains the number of the latest available decoded data block
after decoder interrupt occurs. This block number should be used to specify TBL/TBH(24h/25h)
before triggering data transfer to the host. This decoded-data-block-number plus 1 points to the
DRAM block that is buffering incoming serial data and increases by one at the end of each data block
buffering.
CTRL0 - Control Register 0 - (write 0Ah)
Bit 7: DECEN - Decoding Logic Enable
Setting this bit high enables the decoding logic.
Bit 5: EDCEN - Error Detect and Correct Enable
Setting this bit high enables the ECC and EDC logic.
Bit 4: ACEN - Automatic Correction Enable
When this bit is set high during MODE 2 ECC, the type of error correction is automatically
determined by the setting of the FORM bit in the subheader byte. When this bit is low during
MODE 2 ECC, the type of error correction is controlled by F2RQ(0Bh.2).
Bit 2: BUFEN - Buffering Enable
Setting this bit high enables incoming DSP data buffering. When this bit is high, the values of
register HEAD0-3(04h-07h) and SUBH0-3(14h-17h) are retrieved from external RAM rather than
from incoming serial data. When BUFEN is low, any setting of QCEN or PCEN is meaningless.
Bit 1: QCEN - Q-codeword Correction Enable
When this bit is high, Q-codeword RSPC correction logic is enabled.