免费欧美网站_国产精品成熟老女人_一区二区国产精品视频_欧美野外猛男的大粗鳮_97神马电影_色就是色欧美_免费一区二区三区在线观看_国产精品熟女一区二区不卡_国产又粗又黄又猛_真实乱视频国产免费观看

您好，
買賣IC網(wǎng)歡迎您。
請登錄
免費注冊

您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄21999 > EP2S15F484C5N (Altera)IC STRATIX II FPGA 15K 484-FBGA PDF資料下載

型號：	EP2S15F484C5N
廠商：	Altera
文件頁數(shù)：	31/768頁
文件大小：	0K
描述：	IC STRATIX II FPGA 15K 484-FBGA
產(chǎn)品培訓(xùn)模塊：	Three Reasons to Use FPGA's in Industrial Designs
標準包裝：	20
系列：	Stratix® II
LAB/CLB數(shù)：	780
邏輯元件/單元數(shù)：	15600
RAM 位總計：	419328
輸入/輸出數(shù)：	342
電源電壓：	1.15 V ~ 1.25 V
安裝類型：	表面貼裝
工作溫度：	0°C ~ 85°C
封裝/外殼：	484-BBGA
供應(yīng)商設(shè)備封裝：	484-FBGA（23x23）
其它名稱：	544-1876 EP2S15F484C5N-ND

Altera Corporation

Stratix II Device Handbook, Volume 1

May 2007

IEEE Std. 1149.1 JTAG Boundary-Scan Support

Table 3–1. Stratix II JTAG Instructions

JTAG Instruction

Instruction Code

Description

SAMPLE/PRELOAD

00 0000 0101

Allows a snapshot of signals at the device pins to be captured and

examined during normal device operation, and permits an initial

data pattern to be output at the device pins. Also used by the

SignalTap II embedded logic analyzer.

00 0000 1111

Allows the external circuitry and board-level interconnects to be

tested by forcing a test pattern at the output pins and capturing test

results at the input pins.

11 1111 1111

Places the 1-bit bypass register between the TDI and TDO pins,

which allows the BST data to pass synchronously through selected

devices to adjacent devices during normal device operation.

00 0000 0111

Selects the 32-bit USERCODE register and places it between the

and TDO pins, allowing the USERCODE to be serially shifted

00 0000 0110

Selects the IDCODE register and places it between TDI and TDO,

allowing the IDCODE to be serially shifted out of TDO.

00 0000 1011

Places the 1-bit bypass register between the TDI and TDO pins,

which allows the BST data to pass synchronously through selected

devices to adjacent devices during normal device operation, while

tri-stating all of the I/O pins.

00 0000 1010

Places the 1-bit bypass register between the TDI and TDO pins,

which allows the BST data to pass synchronously through selected

devices to adjacent devices during normal device operation while

holding I/O pins to a state defined by the data in the boundary-scan

ICR instructions

Used when configuring a Stratix II device via the JTAG port with a

USB Blaster, MasterBlaster, ByteBlasterMV, or ByteBlaster II

download cable, or when using a .jam or .jbc via an embedded

processor or JRunner.

PULSE_NCONFIG

00 0000 0001

Emulates pulsing the nCONFIG pin low to trigger reconfiguration

even though the physical pin is unaffected.

00 0000 1101

Allows configuration of I/O standards through the JTAG chain for

JTAG testing. Can be executed before, during, or after

configuration. Stops configuration if executed during configuration.

Once issued, the CONFIG_IO instruction holds nSTATUS low to

reset the configuration device. nSTATUS is held low until the IOE

configuration register is loaded and the TAP controller state

machine transitions to the UPDATE_DR state.

SignalTap II

instructions

Monitors internal device operation with the SignalTap II embedded

logic analyzer.

Notes to Table 3–1:

Bus hold and weak pull-up resistor features override the high-impedance state of HIGHZ, CLAMP, and EXTEST.

For more information on using the CONFIG_IO instruction, see the MorphIO: An I/O Reconfiguration Solution for

Altera Devices White Paper.

相關(guān)PDF資料	PDF描述
REC3-4809SRWZ/H/B	CONV DC/DC 3W 18-72VIN 09VOUT
EPF10K40RC240-4	IC FLEX 10K FPGA 40K 240-RQFP
TPSD227K006S0100	CAP TANT 220UF 6.3V 10% 2917
HAZ331MBABRBKR	CAP CER 330PF 1KV 20% RADIAL
NCP1086ST-33T3G	IC REG LDO 3.3V 1.5A SOT223

相關(guān)代理商/技術(shù)參數(shù)	參數(shù)描述
EP2S15F484I4	功能描述:FPGA - 現(xiàn)場可編程門陣列 FPGA - Stratix II 780 LABs 342 IOs RoHS:否制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256
EP2S15F484I4N	功能描述:FPGA - 現(xiàn)場可編程門陣列 FPGA - Stratix II 780 LABs 342 IOs RoHS:否制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256
EP2S15F672C3	功能描述:FPGA - 現(xiàn)場可編程門陣列 FPGA - Stratix II 780 LABs 366 IOs RoHS:否制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256
EP2S15F672C3N	功能描述:FPGA - 現(xiàn)場可編程門陣列 FPGA - Stratix II 780 LABs 366 IOs RoHS:否制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256
EP2S15F672C4	功能描述:FPGA - 現(xiàn)場可編程門陣列 FPGA - Stratix II 780 LABs 366 IOs RoHS:否制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256

發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

(若只采購一條型號，填寫一行即可)

*型號	*數(shù)量	廠商	批號	封裝

免费欧美网站_国产精品成熟老女人_一区二区国产精品视频_欧美野外猛男的大粗鳮_97神马电影_色就是色欧美_免费一区二区三区在线观看_国产精品熟女一区二区不卡_国产又粗又黄又猛_真实乱视频国产免费观看

免费欧美网站_国产精品成熟老女人_一区二区国产精品视频_欧美野外猛男的大粗鳮_97神马电影_色就是色欧美_免费一区二区三区在线观看_国产精品熟女一区二区不卡_国产又粗又黄又猛_真实乱视频国产免费观看

采購需求

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

我的聯(lián)系方式